Design and application of ferroelectric memory based nonvolatile SRAM

IEICE Transactions on Electronics

Volumn E87-C, Issue 11, 2004, Pages 1769-1776

  Masui, Shoichi ^a   Ninomiya, Tsuzumi ^a   Ohkawa, Takashi ^a   Oura, Michiya ^a   Horii, Yoshimasa ^a   Kin, Nobuhiro ^a   Honda, Koichiro ^a  

^a FUJITSU LABORATORIES LTD   (Japan)

Author keywords

Ferroelectric material; Nonvolatile memory; Programmable logic devices; Programming; SoC

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC SWITCHES; FERROELECTRIC MATERIALS; LOGIC DEVICES; MICROPROCESSOR CHIPS; SILICON; STATIC RANDOM ACCESS STORAGE;

NONVOLATILE MEMORY; PROGRAMMABLE LOGIC DEVICES; SOC; TRANSISTOR SWITCHES;

DATA STORAGE EQUIPMENT;

EID: 10444241773     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. D. Buss, "Technology in the Internet age," ISSCC, pp.18-21, Feb. 2002.
2. Y. Horii, Y. Hikosaka, A. Itoh, K. Matsuura, M. Kurasawa, G. Komuro, T. Eshita, and S. Kashiwagi, "4 Mbit embedded FRAM for high performance system on chip (SoC) with large switching charge, reliable retention and high imprint resistance," IEDM, pp.539-542, Dec. 2002.
3. H. McAdams, R. Acklin, T. Blake, X.-H. Du, J. Eliason, J. Fong, W. Kraus, D. Liu, S. Madan, T. Moise, S. Natarajan, N. Qian, Y. Qiu, K. Remak, J. Rodoriguez, J. Roscher, A. Seshadri, and S. Summerfelt, "A 64-Mb embedded FRAM utilizing a 130nm 5LM Cu/FSG logic process," IEEE J. Solid-State Circuits, vol.39, no.4, pp.667-677, April 2004.
4. S. Eaton, D. Butler, M. Parris, D. Wilson, and H. McNellie, "A ferroelectric nonvolatile memory," ISSCC, pp.130-131, Feb. 1988.
5. T. Miwa, J. Yamada, H. Koike, H. Toyoshima, K. Amanuma, S. Kobayashi, T. Tatsumi, Y. Maejima, H. Hada, and T. Kunio, "A non-volatile SRAM with backup ferroelectric capacitors," IEEE J. Solid-State Circuits, vol.36, no.3, pp.522-527, March 2001.
6. T. Miwa, J. Yamada, H. Koike, T. Nakura, S. Kobayashi, N. Kasai, and H. Toyoshima, "A 512 kbit low-voltage NV-SRAM with the size of a conventional SRAM," Symp. on VLSI Circuits Digests of Technical Papers, pp.129-132, June 2001.
7. T. Yamazaki, "Key issues for manufacturable FeRAM devices," Extended Abstrats of 1st International Meeting on Ferroelectric Random Access Memories, pp.31-34, 2001.
8. S. Masui, T. Ninomiya, M. Oura, W. Yokozeki, K. Mukaida, and S. Kawashima, "Ferroelectric memory based secure dynamically programmable gate array," IEEE J. Solid-State Circuits, vol.38, no.5, pp.715-725, May 2003.
9. T. Tamura, A. Arimoto, and H. Ishiwara, "Ferroelectric capacitor model for circuit simulation of FeRAM," Extended Abstrats of 1st International Meeting on Ferroelectric Random Access Memories, pp. 116-117, 2001.
10. J. Siu, Y. Eslami, A. Sheikholeslami, G. Gulak, T. Endo, and S. Kawashima, "A current-based reference-generation scheme for 1T-1C ferroelectric random-access memories," IEEE J. Solid-State Circuits, vol.36, no.3, pp.667-677, March 2003.
11. N. Kin and K. Honda, "Analysis of ferroelectric microcapacitors by scanning probe microscope," Proc. MRS Spring Meeting 2004, pp.D.3.28.1-5, 2004.
12. S. Kawashima, T. Endo, A. Yamamoto, K. Nakabayashi, M. Nakazawa, K. Morita, and M. Aoki, "Bitline GND sensing technique for low-voltage operation FeRAM," IEEE J. Solid-State Circuits, vol.37, no.5, pp.592-598, 2002.
13. S. Traynor, T. Hadnagy, and L. Kammerdiner, "Capacitor test simulation of retention and imprint characteristics for ferroelectric memory operation," Integrated Ferroelectrics, pp.63-76, 1997.