Taking mixed-signal substrate noise coupling simulation to the behavioral level using SystemC

Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

Volumn , Issue , 2004, Pages 201-205

  Lundgren, Jan ^a   Ytterdal, Trond ^b   Vonbun, Kristian ^b   O'Nils, Mattias ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

^b NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

NOISE COUPLING SIMULATION; POWER DISTRIBUTION NETWORKS (PDN); SYSTEMC MODELS; SYSTEMS-ON-CHIP (SOC);

ANALOG TO DIGITAL CONVERSION; COMPUTER SIMULATION; ERROR CORRECTION; MATHEMATICAL MODELS; OPTIMIZATION; PARAMETER ESTIMATION; PROBLEM SOLVING; SIGNAL PROCESSING;

COUPLED CIRCUITS;

EID: 10444223951     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2004.1319878     Document Type: Conference Paper

References (14)

1. Verghese N.K., Schmerbeck T.J., Allstot D.J., Simulation techniques and solutions for mixed-signal coupling in integrated circuits, Kluwer Academic Publishers, ISBN 0-7923-9544-1, 1995.
2. Lundgren J., Ytterdal T., Eriksson P., Oelmann B., Abdalla M., O'Nils M., "A power-line noise coupling estimation methodology for architectural exploration of mixed-signal systems", Proceedings of the Southwest Symposium on Mixed-Signal Design, pp. 133-137, February 2003.
3. Stanisic B.R., Verghese N.K, Rutenbar R.A., Carley L.R., Allstot D.J., "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis", IEEE Journal of Solid-State Circuits, Vol. 29, Issue 3, pp. 226-238, March 1994.
4. Charbon E., Gharpurey R., Miliozzi P., Meyer R.G., Sangiovanni-Vincentelli A., Substrate Noise, Analysis and Optimization for IC Design, Kluwer Academic Publishers, ISBN: 0-7923-7325-1, 2001.
5. Chan H.H.Y., Zilic Z., "A Practical Substrate Modeling Algorithm with Active Guardband Macromodel for Mixed-Signal Substrate Coupling Verification", Proceedings of the International Conference on Electronics, Circuits and Systems, Vol. 3, pp. 1455-1460, 2001.
6. Verghese N.K., Allstot D.J., "Substrate Coupling in Mixed-Mode and RF Integrated Circuits", Proceedings of the Tenth Annual IEEE International, pp. 297-303, September 1997.
7. Charbon E., Miliozzi P., Carloni L.P., Ferrari A., Sangiovanni-Vincentelli A., "Modeling Digital Substrate Noise Injection in Mixed-Signal IC's", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 3, March 1999.
8. SystemC, www.systemc.org
9. Lee K., Shur M., Fjeldly T.A., Ytterdal T., Semiconductor Device Modeling for VLSI, Prentice Hall, New Jersey, 1993.
10. Van der Meijs N.P., van Genderen A.J., Beeftink F., Space User's Manual, Report ET-NT 92.21, Delft University of Technology, The Netherlands, 1995.
11. van Genderen A.J., van der Meijs N.P., Smedes T., "Fast Computation of Substrate Resistances in Large Circuits", Proceedings of the European Design Test Conference, pp. 560-565, 1996.
12. Gharpurey R., Meyer R.G., "Modeling and analysis of substrate coupling in integrated circuits", IEEE Journal of Solid-State Circuits, Volume 31 Issue 3, pp. 344-353, March 1996.
13. de Berg M., van Kreveld M., Overmars M., Schwarzkopf O., Computational Geometry, Algorithms and Applications, Springer, Berlin, 1997.
14. Bonnerud T.E., Hernes B., Ytterdal T., "A mixed-signal, functional level simulation framework based on SystemC for system-on-a-chip applications", Proceedings of IEEE Custom Integrated Circuits Conference, pp. 541-544, 2001.