Using hardware operations to reduce the synchronization overhead of task pools

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2004, Pages 241-249

  Hoffmann, Ralf ^a   Korch, Matthias ^a   Rauber, Thomas ^a  

^a UNIVERSITY OF BAYREUTH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; COMPUTER SCIENCE; DIGITAL LIBRARIES; DYNAMIC LOADS; GRAPH THEORY; PARALLEL PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER); SYNCHRONIZATION;

COMPUTATIONAL STRUCTURES; SHARED-MEMORY PARALLEL COMPUTERS; TASK-BASED EXECUTION; THREAD LIBRARIES;

COMPUTER HARDWARE;

EID: 10044290701     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icpp.2004.1327927     Document Type: Conference Paper

References (19)

1. J. H. Anderson, Y.-J. Kim, and T. Herman. Shared-memory mutual exclusion: Major research trends since 1986. Distributed Computing, 16:75-100, 2003. Special issue celebrating the 20th anniversary of PODC.
2. W. Blochinger, W. Küchlin, and A. Weber. The distributed object-oriented threads system DOTS. In A. Ferreira, J. Rolim, H. Simon, and S.-H. Teng, editors, Fifth Intl. Symp. on Solving Irregularly Structured Problems in Parallel (IRREGULAR '98), number 1457 in LNCS, pages 206-217, Berkeley, CA, U.S.A., Aug. 1998. Springer.
3. R. L. Cariño and I. Banicescu. A load balancing tool for distributed parallel loops. In Proceedings of the International Workshop on Challenges of Large Application in Distributed Environments (CLADE) 2003, pages 39-46. IEEE Computer Society Press, June 2003.
4. M. Cosnard, E. Jeannot, and T. Yang. SLC: Symbolic scheduling for executing parameterized task graphs on multiprocesors. In International Conference on Parallel Processing, 1999.
5. S. P. Dandamudi and S. Ayachi. Performance of hierarchical processor scheduling in shared-memory multiprocessor systems. IEEE Transactions on Computers, 48(11):1202-1213, 1999.
6. M. Herlihy, V. Luchangco, and M. Moir. Space- and time-adaptive nonblocking data structures. In CATS, 2003.
7. J. Hippold and G. Rünger. Task pool teams for implementing irregular algorithms on clusters of SMPs. In Proc. of IPDPS, Nice, France, 2003. CD-ROM.
8. E. H. Jensen, G. W. Hagensen, and J. M. Broughton. A new approach to exclusive data access in shared memory multiprocessors. Technical Report UCRL-97663, Lawrence Livermore National Laboratory, Livermore, CA, Nov. 1987.
9. T. Johnson, T. A. Davis, and S. M. Hadfield. A concurrent dynamic task graph. Parallel Computing, 22(2):327-333, 1996.
10. L. V. Kale and S. Krishnan. CHARM++. In G. V. Wilson and P. Lu, editors, Parallel Programming in C++, chapter 5, pages 175-214. MIT Press, Cambridge, MA, 1996.
11. M. Korch and T. Rauber. A comparison of task pools for dynamic load balancing of irregular algorithms. Concurrency and Computation: Practice and Experience, 16:1-47, Jan. 2004.
12. V. Luchangco, M. Moir, and N. Shavit. Obstruction-free synchronization: Double-ended queues as an example. In Proceedings of the 23rd International Conference on Distributed Computing Systems (ICDCS), 2003.
13. J. M. Mellor-Crummey and M. L. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Transactions on Computer Systems, 9(1):21-65, 1991. Additional information at http://www.cs.rochester. edu/u/scott/synchronization/pseudocode/ss.html.
14. M. M. Michael and M. L. Scott. Nonblocking algorithms and preemption-safe locking on multiprogrammed shared-memory multiprocessors. Journal of Parallel and Distributed Computing, 51(1):1-26, 1998.
15. K. H. Randall. Cilk: Efficient Multithreaded Computing. PhD thesis, MIT Department of Electrical Engineering and Computer Science, June 1998.
16. K. Schloegel, G. Karypis, and V. Kumar. A unified algorithm for load-balancing adaptive scientific simulations. In Proc. Supercomputing 2000, 2000.
17. V. Thomé, D. Vianna, R. Costa, A. Plastino, and O. da Silveira Filho. Exploring load balancing in a scientific SPMD application. In Proceedings of the 2002 ICPP Workshops, pages 419-426, Aug. 2002.
18. D. L. Weaver and T. Germond, editors. The SPARC Architecture Manual Version 9. PTR Prentice Hall, Englewood Cliffs, New Jersey, 2000.
19. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, Santa Margherita Ligure, Italy, 1995.