An FPGA-based architecture for real time image feature extraction

Proceedings - International Conference on Pattern Recognition

Volumn 1, Issue , 2004, Pages 801-804

  Bariamis, D G ^a   Iakovidis, D K ^a   Maroulis, D E ^a   Karkanis, S A ^b  

^a UNIVERSITY OF ATHENS   (Greece)

^b TECHNOLOGICAL EDUCATIONAL INSTITUTE OF LAMIA   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

FEATURE CALCULATION; FEATURE VECTORS; GRAY LEVEL COOCCURRENCE MATRIX (GLCM) ANALYSIS; REALTIME OPERATION;

COMPUTATIONAL METHODS; COMPUTER HARDWARE; COMPUTER SOFTWARE; CORRELATION METHODS; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE RETRIEVAL; MATRIX ALGEBRA; OBJECT RECOGNITION; REAL TIME SYSTEMS; VECTORS;

FEATURE EXTRACTION;

EID: 10044289754     PISSN: 10514651     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPR.2004.1334338     Document Type: Conference Paper

References (9)

1. R.E. Haralick, K. Shanmugam, I. Dinstein, Textural Features for Image Classification, IEEE Transactions on Systems, Man and Cybernetics, Vol. SMC-3, No. 6, Nov 1973
2. J.L. Hennesy & D.A. Patterson, Computer Architecture, A Quantitative Approach, Morgan Kaufmann, May 2002
3. D.E. Maroulis, D.K. Iakovidis, S.A. Karkanis, D.A. Karras, CoLD: a versatile detection system for colorectal lesions in endoscopy video frames. Computer Methods and Programs in Biomedicine, vol 70, no. 2, pp. 99-186, Elsevier Science, 2003
4. W. Luk, P. Andreou, A. Derbyshire, F. Dupont-De-Dinechin, J. Rice, N. Shirazi and D. Siganos, Field-Programmable Logic: From FPGAs to Computing Paradigm, Springer-Verlag, Berlin, 1998
5. M. Nibouche, A. Bouridane, D. Crookes, O. Nibouche, An FPGA-based wavelet transforms coprocessor, in Proc. IEEE Int. Conf. Image Processing, pp. 194-197, vol.3, 2003.
6. H. Hikawa, Implementation of Simplified Multilayer Neural Network with On-chip Learning, Proc. of the IEEE International Conference on Neural Networks (Part 4), Vol. 4, 1999, pp 1633-1637.
7. T. Nakano, T. Morie, and A. Iwata, A Face/Object Recognition System Using FPGA Implementation of Coarse Region Segmentation, SICE Annual Conference 2003, pp. 1418-1423, Fukui, Aug. 4-6, 2003.
8. K. Heikkinen and P. Vuorimaa, Computation of Two Texture Features in Hardware, Proceedings of the 10th International Conference on Image Analysis and Processing, Venice, Italy, pages 125-129, September 27-29, 1999.
9. K.C. Chang, Digital Design and Modeling with VHDL and Synthesis, IEEE Computer Society Press - Wiley, 1997