SF-LRU cache replacement algorithm

Records of the IEEE International Workshop on Memory Technology, Design and Testing

Volumn , Issue , 2004, Pages 19-24

  Alghazo, Jaafar ^a   Akaaboune, Adil ^a   Botros, Nazeih ^a  

^a SOUTHERN ILLINOIS UNIVERSITY   (United States)

Author keywords

LFU; Low Power Cache; LRU; Replacement

Indexed keywords

LEAST FREQUENTLY USED (LFU); LEAST RECENTLY USED (LRU); LOW POWER CACHE; REPLACEMENT;

ALGORITHMS; BENCHMARKING; COMMUNICATION SYSTEMS; COMPUTER SIMULATION; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; SOCIETIES AND INSTITUTIONS;

CACHE MEMORY;

EID: 10044286074     PISSN: 10874852     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MTDT.2004.1327979     Document Type: Conference Paper

References (13)

1. Jamil, T, Stacpoole, RA, "Cache Memories", IEEE Potentials, vol. 19, no.2, pp. 24-29 (2000).
2. Handy, J., The Cache Memory Book, Second Edition, Academic Press, 1998.
3. Patterson, D.A. and Hennessy, J.L., Computer Organization & Design, The Hardware/Software Interface, Second Edition, Morgan Kaufmann Publishers, 1998.
4. Yoon, J., Min, S.L., and Cho, Y., Buffer cache management: predicting the future from the past, International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN'02), pp. 92-97, 2002.
5. Lee, D., et. al., LRFU: a spectrum of policies that subsumes the least recently used and least frequently used policies, IEEE Transaction on Computers, vol. 50, no. 12, pp. 1352-1361, 2001.
6. th International Symposium on High-Performance Computer Architecture, pp. 49-60, 2000.
7. Wang, Z., et. al., Using the compiler to improve cache replacement decisions, Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 199-208, 2002.
8. rd IEEE Midwest Symposium on Circuits and Systems, vol. 1, pp. 408-411, 2000.
9. D. Lee, J. Choi, S. H. Noh, S. L. Min, Y. Cho, and C. S. Kim. On the Existence of a Spectrum of Policies that Subsumes the Least Recently Used (LRU) and Least Frequently Used (LFU) Policies. In Proceedings of the 1999 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp 134-143, 1999.
10. C. Chakrabarti," Cache Design and Exploration for Low Power Embedded Systems," IEEE Int'l Conf. on Performance, Computing, and Communications, pp. 135-139, 2001.
11. G. Memik, G. Reinman, and W. Mangione-Smith," Reducing Energy and Delay Using Efficient Victim Caches," ISLPED '03, 2003.
12. Nicolaescu D, Veidenbaum A., and Nicolau A. "Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors," Proc. Of the design, automation and test in Europe conf. and exhibition (DATE'03), 2003.
13. W- T. Shiue and C. Chakrabarti, " Memory Exploration for Low Power Embedded Systems," DAC '99, 1999.