A 51.2 GOPS Programmable Video Recognition Processor for Vision-Based Intelligent Cruise Control Applications

IEICE Transactions on Information and Systems

Volumn E87-D, Issue 1, 2004, Pages 136-145

  Kyo, Shorin ^a   Koga, Takuya ^a   Okazaki, Shin'ichiro ^a   Kuroda, Ichiro ^a  

^a NEC CORPORATION   (Japan)

Author keywords

Image processing; ITS; Parallel language; Parallel processor; Video recognition; Video based driver support systems

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; C (PROGRAMMING LANGUAGE); COMPUTER PROGRAMMING; FIELD PROGRAMMABLE GATE ARRAYS; GRAPHICAL USER INTERFACES; IMAGE PROCESSING; INTELLIGENT CONTROL; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM DEBUGGING; REAL TIME SYSTEMS; SOFTWARE ENGINEERING; TRANSISTORS;

INTELLIGENT TRANSPORT SYSTEMS (ITS); PARALLEL LANGUAGES; PARALLEL PROCESSORS; VIDEO RECOGNITION; VIDEO-BASED DRIVER SUPPORT SYSTEMS;

COMPUTER VISION;

EID: 0842310295     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (18)

1. Philips Semiconductors Ltd., "The 2C-BUS Specification" document order number: 9398 393 40011, Version 2.1, 2000.
2. B.W. Kernighan and D.M. Ritchie, The C Programming Language second edition, Prentice-Hall, 1988.
3. T.J. Fountain, "The CLIP7A image processor," IEEE Trans. Pattern Anal. Mach. Intell., vol.10, no.3, pp.310-319, 1988.
4. L.A. Schmitt and S.S. Wilson, "The AIS-5000 parallel processor," IEEE Trans. Pattern Anal. Mach. Intell., vol.10, no.3, pp.320-330, 1988.
5. Y. Fujita, N. Yamashita, and S. Okazaki, "IMAP: Integrated memory array processor," J. Circuits, Systems and Computers, vol.2, no.3, pp.227-245, 1992.
6. N. Yamashita, T. Kimura, Y. Fujita, Y. Aimoto, T. Manabe, S. Okazaki, K. Nakamura, and M. Yamashina, "A 3.84 GIPS integrated memory array processor LSI with 64 processing elements and 2Mb SRAM," ISSCC94, FA15.2, pp.260-261, 1994.
7. Y. Fujita, S. Kyo, N. Yamashita, and S. Okazaki, "A 10 GIPS SIMD processor for pc-based real-time vision applications," Proc. IEEE Workshop on Computer Architecture for Machine Perception (CAMP'97), pp.22-26, 1997.
8. G. Borgefors, "Distance transformations in digital images, computer vision," Graphics, and Image Processing, vol.34, pp.344-371, 1986.
9. S. Kyo and S. Sato, "Efficient implementation of image processing algorithms on linear processor arrays using the data parallel language 1DC," Proc. IAPR Workshop on Machine Vision Applications (MVA '96), pp.160-165, 1996.
10. S. Kyo, S. Okazaki, Y. Fujita, and N. Yamashita, "A parallelizing method for implementing image processing tasks on SIMD linear processor arrays," Proc. IEEE Workshop on Computer Architecture for Machine Perception (CAMP'97), pp.180-184, 1997.
11. K. Sakurai, S. Kyo, and S. Okazaki, "A lane recognition algorithm based on white line detection and road area detection," Proc. Intelligent Vehicles Conference (IV '98), pp.58-62, 1998.
12. S. Kyo, K. Sakurai, and S. Okazaki, "A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board," IEEE/IEEJ/JSAI Proc. International Conference on Intelligent Transportation Systems (ITSC'99), pp.423-428, 1999.
13. S. Kyo, T. Koga, S. Okazaki, R. Uchida, S. Yoshimoto, and I. Kuroda, "A 51.2GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements," ISSCC2003 Digest of Technical Papers, 2.6. pp.48-49, 2003.
14. A. Tanaka, et al., "A rotation method for raster image using skew transformation," Proc. IEEE Conf. on Computer Vision and Pattern Recognition, pp.272-277, Miami, 1986.
15. Intel Corp., http://www.intel.com/
16. J.C. Russ, The Image Processing Handbook, CRC Press, 1994.
17. J. Canny, "A computational approach to edge detection," IEEE Trans. Pattern Anal. Mach. Intell., vol.PAMI-9, no.6, pp.679-698, 1986.
18. H.E. Hurst, R.P. Black, and Y.M. Simaika, Long Term Storage: An Experimental Study, Constable, London, 1965.