Silicon virtual prototyping: The new cockpit for nanometer chip design [SoC]

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 635-639

  Dai, Wei Jin ^a   Huang, D ^a   Chang, Chin Chih ^a   Courtoy, M ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; DESIGN; ITERATIVE METHODS; MICROPROCESSOR CHIPS; MOBILE TELECOMMUNICATION SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SILICON; SYSTEM-ON-CHIP; VIRTUAL PROTOTYPING;

BACK-END DESIGN; DESIGN IMPLEMENTATION; DESIGN METHODOLOGY; DESIGN PROCESS; HIERARCHICAL DESIGN METHODOLOGIES; OPTIMAL PARTITIONING; PHYSICAL REALITY; SILICON VIRTUAL PROTOTYPES;

INTEGRATED CIRCUIT DESIGN;

EID: 0742275741     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195101     Document Type: Conference Paper

References (8)

1. W.J. Dai, "Hierarchical design methodology for multi-million gates ASICs," DesignCon 2001.
2. First Encounter User Manual V2002.1. Cadence Design Systems, Inc., March 2002.
3. rd Ed., Kluwer Academic Publishers, 1999.
4. S.M. Sait and H. Youssef, VLSI physical design automation, theory and practice, IEEE Press, 1995.
5. K. Bernstein, K. M. Carrig, C. M. Durham, P. R. Hansen, D. Hogenmiller, High Speed CMOS Design Styles, Kluwer Academic Publishers, 1998.
6. V. Gerousis and W.J. Dai, "Frond-end physical design solutions provides hierarchical methodology", Design Automation and Test in Europe Conference, 2002.
7. M. Selzer, B. Birkl and F. Lenke, "Silicon virtual prototyping using First Encounter", Evaluation Report, Motorola, Feb. 2002.
8. J. Cong, "Pin assignment with global routing for general cell design", IEEE Trans. Computer-Aided Design, vol. 28, no. 20, pp. 1882-1884, 1992.