Variable Length Path Branch Prediction

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 170-179

  Stark, Jared ^a   Evers, Marius ^a   Patt, Yale N ^a  

^a University of Michigan   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0348230821     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291042     Document Type: Article

References (25)

1. B. Calder and D. Grunwald, "Reducing indirect function call overhead in C++ programs," in 21st Symposium on Principles of Programming Languages, pp. 397-408, 1994.
2. P.-Y. Chang, M. Evers, and Y. N. Patt, "Improving branch prediction accuracy by reducing pattern history table interference," in Proceedings of the 1996 ACM/IEEE Conference on Parallel Architectures and Compilation Techniques, 1996.
3. P.-Y. Chang, E. Hao, and Y. N. Patt, "Predicting indirect jumps using a target cache," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 274-283, 1997.
4. P.-Y. Chang, E. Hao, T.-Y. Yeh, and Y. N. Patt, "Branch classification: A new mechanism for improving branch predictor performance," in Proceedings of the 27th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 22-31, 1994.
5. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Chrysos, "ProfileMe: Hardware support for instruction-level profiling on out-of-order processors," in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 292-302, 1997.
6. K. Driesen and U. Hölzle, "Accurate indirect branch prediction," in Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 167-178, 1998.
7. K. Driesen and U. Hölzle, "Improving indirect branch prediction with source- and arity-based classification and cascaded prediction," Technical Report TRCS98-07, Department of Computer Science, University of California, Santa Barbara, March 1998.
8. M. Evers, S. J. Patel, R. S. Chappell, and Y. N. Patt, "An analysis of correlation and predictability: What makes two-level branch predictors work," in Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 52-61, 1998.
9. L. Gwennap, "Intel's MMX speeds multimedia," Microprocessor Report, March 1996.
10. Q. Jacobson, S. Bennett, N. Sharma, and J. E. Smith, "Control flow speculation in multiscalar processors," in Proceedings of the Third IEEE International Symposium on High Performance Computer Architecture, 1997.
11. Q. Jacobson, E. Rotenberg, and J. E. Smith, "Pathbased next trace prediction," in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, 1997.
12. T. Juan, S. Sanjeevan, and J. J. Navarro, "Dynamic history-length fitting: A third level of adaptivity for branch prediction," in Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 155-166, 1998.
13. C.-C. Lee, I.-C. K. Chen, and T. N. Mudge, "The bimode branch predictor," in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 4-13, 1997.
14. S. McFarling, "Combining branch predictors," Technical Report TN-36, Digital Western Research Laboratory, June 1993.
15. P. Michaud, A. Seznec, and R. Uhlig, "Trading conflict and capacity aliasing in conditional branch predictors," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 292-303, 1997.
16. R. Nair, "Dynamic path-based branch correlation," in Proceedings of the 28th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 15-23, 1995.
17. R. L. Sites, Alpha Architecture Reference Manual, Digital Press, Burlington, MA, 1992.
18. E. Sprangle, R. S. Chappell, M. Alsup, and Y. N. Patt, "The agree predictor: A mechanism for reducing negative branch history interference," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 284-291, 1997.
19. A. Srivastava and A. Eustace, "ATOM: A system for building customized program analysis tools," in Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, pp. 196-205, 1994.
20. A. R. Talcott, M. Nemirovsky, and R. C. Wood, "The influence of branch prediction table interference on branch prediction scheme performance," in Proceedings of the 1995 ACM/IEEE Conference on Parallel Architectures and Compilation Techniques, 1995.
21. M.-D. Tarlescu, K. B. Theobald, and G. R. Gao, "Elastic history buffer: A low-cost method to improve branch prediction accuracy," in Proceedings of the 1997 International IEEE Conference on Computer Design, pp. 82-87, 1997.
22. T.-Y. Yeh and Y. N. Patt, "Two-level adaptive branch prediction," in Proceedings of the 24th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 51-61, 1991.
23. T.-Y. Yeh and Y. N. Patt, "Alternative implementations of two-level adaptive branch prediction," in Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 124-134, 1992.
24. C. Young, N. Gloy, and M. D. Smith, "A comparative analysis of schemes for correlated branch prediction," in Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 276-286, 1995.
25. C. Young and M. D. Smith, "Improving the accuracy of static branch prediction using branch correlation," in Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 232-241, 1994.