An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs

Journal of Network and Computer Applications

Volumn 20, Issue 3, 1997, Pages 223-252

  Ghosh, Sumit ^a,b,c  

^a Arizona State University   (United States)

^b INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

^c LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0347937585     PISSN: 10848045     EISSN: None     Source Type: Journal    
DOI: 10.1006/jnca.1997.0052     Document Type: Article

References (32)

1. J. Savage, S. Magidson and A. M. Stein 1986. The Mystical Machine: Issues and Ideas in Computing. Reading, Massachusetts: Addison-Wesley.
2. E. W. Pugh 1984. Memories That Shaped Industry: Decisions Leading to IBM System/360. Cambridge, Massachusetts: MIT Press.
3. J. Hennessy and D. Patterson 1990. Computer Architecture: A Quantitative Approach. San Mateo, California: Morgan Kaufmann.
4. G. Estrin 1960. Organization of computer systems: The fixed-plus variable structure computer. In Proceedings of the Western Joint Computer Conference, 33-40.
5. G. Radin 1983. The 801 minicomputer. IBM Journal of Research and Development, 27, 237-246.
6. R. A. Brunner 1991. VAX Architecture Reference Manual. Second edition. Bedford, Massachusetts: Digital Press.
7. A. Tucker and M. Flynn 1970. Dynamic microprogramming: processor organization and programming. Communications of the ACM, 14, 240-250.
8. A. Abd-Alla and D. Karlgaard 1974. Heuristic synthesis of microprogrammed computer architecture. IEEE Transactions on Computers, C-23, 802-807.
9. T. G. Rauscher and A. K. Agrawala 1978. Dynamic problem-oriented redefinition of computer architecture via microprogramming. IEEE Transactions on Computers, C-27, 1006-1014.
10. C. Papachristou and V. Immaneni 1993. Vertical migration of software functions and algorithms using enhanced microsequencing. IEEE Transactions on Computers, 42, 45-61.
11. Maya Gokhale et al. 1990. SPLASH: A reconfigurable linear logic array. In International Conference on Parallel Processing, I-526-I-532.
12. Jeffrey M. Arnold, Duncan A. Buell and Elaine G. Davis 1992. SPLASH 2. In ACM Symposium on Parallel Algorithms and Architectures, 316-322.
13. P. Bertin, D. Roncin and J. Vuillemin 1993. Programmable active memories: a performance assessment. Research Report 24, Digital Paris Research Laboratory.
14. Herve Touati 1993. Perle1DC: A C + + library for the simulation and generation of DECPeRLe-1 designs. Technical Note 4, Digital Paris Research Laboratory.
15. P. Callahan 1988. Dynamic instruction set coprocessors. MILCOM, 19.1.1-19.1.6.
16. P. Athanas and H. Silverman 1993. Processor reconfiguration through instruction-set metamorphosis: architecture and compiler. IEEE Computer, 26, 11-18.
17. Donald E. Knuth 1971. An empirical study of FORTRAN programs. Software-Practice and Experience, 1, 105-133.
18. Howard Trickey 1987. Flamel: A high-level hardware compiler. IEEE Transactions on Computer-Aided Design, CAD-6, 259-269.
19. D. Lanneer, S. Note, F. Depuydt, M. Pauwels, F. Catthoor, G. Goossens and H. De Man 1991. Architectural synthesis for medium and high throughput signal processing with the new CATHEDRAL environment. In High-Level VLSI Synthesis. Kluwer Academic Publishers, 27-54.
20. R. Camposano, R. A. Bergamaschi, C. E. Haynes, M. Payer and S. M. Wu 1991. The IBM high-level synthesis system. In High-Level VLSI Synthesis. Kluwer Academic Publishers, 79-104.
21. K. Wakabayashi 1991. Cyber: High level synthesis system from software into ASIC. In High-Level VLSI Synthesis. Kluwer Academic Publishers, 127-151.
22. R. Camposano and W. Wolf, editors 1991. High-Level VLSI Synthesis. Kluwer Academic Publishers.
23. Robert A. Walker and Raul Camposano, editors 1991. A Survey of High-Level Synthesis Systems. Kluwer Academic Publishers.
24. G. Uvieghara et al. 1992. An experimental single-chip data flow CPU. IEEE Journal of Solid-State Circuits, 27, 17-27.
25. Richard Buehrer and Kattamuri Ekanadham 1987. Incorporating data flow ideas into von neumann processors for parallel execution. IEEE Transactions on Computers, C-36, 1515-1522.
26. D. D. Gajski, D. A. Padua, D. J. Kuck and R. H. Kuhn 1982. A second opinion on data flow machines and languages. Computer, 58-69.
27. J. B. Dennis 1980. Data flow supercomputers. Computer, 13, 48-56.
28. Arvind and R. Nikhil 1987. Executing a program on the MIT tagged-token dataflow architecture. In Proceedings of the Conference on Parallel Architecture and Languages Europe, volume II of Lecture Notes in Computer Science. Eindhoven: Springer, 1-29.
29. Advanced Micro Devices, Inc. 1991. AM29050 Microprocessor User's Manual.
30. Xilinx Inc. San Jose, California 1992. XACT Reference Guide.
31. A. V. Aho, R. Sethi and J. D. Ullman 1986. Compilers. Principles, Techniques, and Tools. Reading, Massachusetts: Addison-Wesley.
32. Xilinx Inc. San Jose, California 1992. X-BLOX Design Tool User Guide.