A Low Logic Depth Complex Multiplier Using Distributed Arithmetic

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 4, 2000, Pages 656-659

  Berkeman, Anders ^a   Öwall, Viktor ^a   Torkelson, Mats ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

Complex multiplier; Digital CMOS; Distributed arithmetic

Indexed keywords

EID: 0347705168     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.839928     Document Type: Article

References (10)

1. S. He and M. Torkelson, "A complex array multiplier using distributed arithmetic," in Proc. IEEE Custom Integrated Circuits Conf., 1996, pp. 71-74.
2. C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. Electron. Comp., vol. EC-13, pp. 114-117, Feb. 1964.
3. S. He and M. Torkelson, "A new approach to pipeline FFT processor," in Proc. IEEE Int. Parallel Processing Symp., 1996, pp. 766-770.
4. A. Croisier, D. J. Esteban, M. E. Levilion, and V. Riso, "Digital Filter for PCM Encoded Signals,", Dec. 4, 1973.
5. S. G. Smith and P. B. Denyer, "Efficient bit-serial complex multiplication and sum-of products computation using distributed arithmetic," in Proc. IEEE Int. Conf. Acoustics Speech and Signal Processing, 1986, pp. 271-276.
6. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
7. A. D. Booth, "A signed binary multiplication technique," Q. J. Mech. Appl. Math., vol. 4, pp. 236-240, 1951.
8. L. P. Rubinfield, "A proof of the modified Booth algorithm for multiplication," IEEE Trans. Comput., vol. C-24, pp. 1014-1015, Oct. 1975.
9. A. Berkeman, V. Öwall, and M. Torkelson, "A low logic depth complex multiplier," in Proc. 24th IEEE Eur. Solid-State Circuits Conf., 1998, pp. 204-207.
10. A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proc. IEEE, vol. 83, pp. 498-523, Apr. 1995.