Data Speculation Support for a Chip Multiprocessor

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 58-69

  Hammond, Lance ^a   Willey, Mark ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0347600845     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291020     Document Type: Article

References (13)

1. M. Franklin and G. S. Sohi, "The expandable split window paradigm for exploiting fine-grain parallelism," Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 58-67, Gold Coast, Australia, May 1992.
2. M. Franklin and G. Sohi, "ARB: A hardware mechanism for dynamic reordering of memory references," IEEE Transactions on Computers, vol. 45, no. 5, pp. 552-571, May 1996.
3. S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi, "Speculative versioning cache," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA-4), Las Vegas, NV, February 1998.
4. L. Hammond and K. Olukotun, Considerations in the Design of Hydra: a Multiprocessor-on-a-Chip Microarchitecture, Stanford University Technical Report No. CSL-TR-98-749, Stanford University, February 1998.
5. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," Proceedings of the 17th Annual International Symposium of Computer Architecture, pp. 364-373, Seattle, WA, June 1990.
6. T. Knight, "An architecture for mostly functional languages," Proceedings of the ACM Lisp and Functional Programming Conference, pp. 500-519, August 1996.
7. M. S. Lam and R. P. Wilson, "Limits of control flow on parallelism," Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 46-57, Gold Coast, Australia, May 1992.
8. K. Olukotun, K. Chang, L. Hammond, B. Nayfeh, and K. Wilson, "The case for a single chip multiprocessor," Proceedings of the 7th Int. Conf. for Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), pp. 2-11, Cambridge, MA 1996.
9. J. Oplinger, D. Heine, S.-W. Liao, B. A. Nayfeh, M. S. Lam, and K. Olukotun, Software and Hardware for Exploiting Speculative Parallelism in Multiprocessors, Computer Systems Laboratory Technical Report CSL-TR-97-715, Stanford University, February 1997.
10. J. Oplinger, D. Heine, M. Lam, and K. Olukotun, In Search of Speculative Thread-Level Parallelism, Stanford University, Computer Systems Laboratory Technical Report CSL-TR-98-765, July 1998.
11. G. Sohi, S. Breach, and T. Vijaykumar, "Multiscalar processors," Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 414-425, Ligure, Italy, June 1995
12. J. G. Steffan and T. Mowry, "The potential for using thread-level data speculation to facilitate automatic parallelization," Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA-4), Las Vegas, NV, February 1998.
13. R. Wilson and M. Lam, "Efficient context-sensitive pointer analysis for C programs," Proceedings of Prog. Lang. Design and Implementaion, pp. 1-12, , June, 1995.