Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 240-250

  Peir, Jih Kwon ^a   Lee, Yongjoon ^a   Hsu, Windsor W ^b  

^a University of Florida   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0347600807     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291053     Document Type: Article

References (28)

1. A. Agarwal, J. Hennessy, and M. Horowitz, "Cache Performance of Operating Systems and Multiprogramming," ACM Trans. Computer Systems, Vol. 6(4), Nov. 1988, pp. 393-431.
2. A. Agarwal, and S. Pudar, "Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches," Proc. 20th Int'l Symp. Comp. Arch., San Diego, CA, May 1993, pp. 179-190.
3. B. Calder, D. Grunwald, and J. Emer, "Predictive Sequential Associative Cache," Proc. 2nd Symp. High-Performance Comp. Arch., San Jose, CA, Jan. 1996, pp. 244-253.
4. J. Chang, H. Chao, and K. So, "Cache Design of A Sub-Micron CMOS System/370," Proc. 14th Int'l Symp. Comp. Arch., Pittsburgh, PA, June 1987, pp. 208-213.
5. B. Chung, and J. Peir, "LRU-Based Column Associative Caches," Comp. Arch. News, Vol. 26(2) May 1998, pp. 9-17.
6. A. Gonzalez, M. Valero, N. Topham and J.M. Parcerisa, "Eliminating Cache Conflict Misses Through XOR-Based Placement Functions," Proc. 11th Int'l Conference Supercomputing, Vienna, Austria, 1997, pp. 76-83.
7. M. Hill "A Case for Direct-Mapped Caches," IEEE Computer, Vol. 21(12), Dec. 1988, pp. 25-40.
8. T. Johnson, and W. Hwu, "Run-Time Adaptive Cache Hierarchy Management via Reference Analysis," Proc. 24th Int'l Symp. Comp. Arch., Denver, CO, Jun. 1997, pp. 315-326.
9. D. Joseph, and D. Grunwald, "Prefetching using Markov Predictors," Proc. 24th Int'l Symp. Comp. Arch., Denver, CO, Jun 1997, pp. 252-263.
10. N. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of A Small Fully-Associative Cache and Prefetch Buffers," Proc. 17th Int'l Symp. Comp. Arch., Seattle, WA, May 1990, pp. 364-373.
11. N. Jouppi and S. Wilton "Tradeoffs in Two-Level On-Chip Caching," Proc. 21st Int'l Symp. Comp. Arch., Chicago, IL, April 1994, pp. 34-45.
12. T. Juan, T. Lang, and J. Navarro, "The Difference-bit Cache," Proc. 23rd Int'l Symp. Comp. Arch., Philadelphia, PA, May 1996, pp. 114-120.
13. G. Kurpanek, et. al, "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," COMPCON Digest of Papers, San Francisco, CA, Feb. 1994, pp. 375-382.
14. L. Liu "Cache Design with Partial Address Matching," MICRO'27, San Jose, CA, Dec. 1994, pp. 128-136.
15. L. Liu, "History Table for Set Prediction for Accessing a Set-Associative Cache," United States Patent No. 5,418,922, May 1995.
16. S. Palacharla, and R. Kessler, "Evaluating Stream Buffers as a Secondary Cache Replacement," Proc. 16th Int'l Symp. Comp. Arch., Chicago, IL, April 1994, pp. 24-33.
17. J. Peir, W. Hsu, H. Young, and S. Ong, "Improving Cache Performance with Balanced Tag and Data Paths," Proc. 7th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, Cambridge, MA, Oct. 1996, pp. 268-278.
18. J. Pomerene, et. al, "Prefetching System for a Cache Having a Second Directory for Sequentially Accessed Blocks," US Patent 4807110, Feb. 1989.
19. J. Rivers, and E. Davidson, "Reducing Conflicts in Direct-Mapped Caches with A Temporality-Based Design," Proc. 1996 Int'l Conf. Parallel Processing, Ithaca, NY, Aug. 1996, pp. 151-162.
20. A. Seznec, "A Case for Two-Way Skewed-Associative Caches," Proc. 20th Int'l Symp. Comp. Arch., San Diego, CA, May 1993, pp. 169-178.
21. A. Seznec, "DASC Cache," Proc. 1st Symp. High-Performance Comp. Arch., Raleigh, NC, Jan. 1995, pp. 134-143.
22. A. Smith, "Sequential Program Prefetching in Memory Hierarchies," IEEE Computer, Vol. 11(12), Dec. 1978, pp. 7-21.
23. A. Smith, "Cache Memories," Computing Surveys, Vol. 14(3), Sep. 1982, pp. 473-530.
24. K. So and R. Rechtschaffen, "Cache Operations by MRU Change," IEEE Trans. Computers, Vol. 37(6), Jun. 1988, pp. 700-709.
25. SPEC CPU95 Benchmark Suite, Version 1.10, Aug. 1995.
26. Sun Microsystems, "Introduction to Shade," Revision C, April 1993.
27. TPC Council, "TPC Benchmark C, Standard Specification, Rev. 3.6.2," Jun. 1997.
28. C. Zhang, X. Zhang, and Y. Yan, "Two Fast and High-Associativity Cache Schemes," IEEE Micro, Vol. 17(5), Sep/Oct 1997, pp. 40-49.