Hardware support for priority inheritance

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2003, Pages 246-254

  Akgul, Bilge E S ^a   Mooney III, Vincent J ^a   Thane, Henrik ^b   Kuacharoen, Pramote ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b MÄLARDALEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER SOFTWARE; DATA STRUCTURES; MULTIPROGRAMMING; NAND CIRCUITS; REAL TIME SYSTEMS; RESOURCE ALLOCATION; SCHEDULING; SYNCHRONIZATION;

LOCK VARIABLE; REAL-TIME OPERATING SYSTEM; SYSTEM-ON-A-CHIP LOCK CACHE; TASK SCHEDULING;

COMPUTER HARDWARE;

EID: 0347566167     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. M. Dubois, C. Scheurich, and F. A. Briggs, "Synchronization, coherence, and event ordering in multi-processor," IEEE Computer, vol. 21, no. 2, pp. 9-21, February 1988.
2. G. F. Pfister and V. A. Norton, "Hot spot contention and combining in multistage interconnection networks," IEEE Transactions on Computers, vol. 34, no. 10, pp. 943-948, October 1985.
3. S. J. Eggers and T. E. Jeremiassen, "Eliminating false sharing," International Conference on Parallel Processing, vol. I, pp. 377-381, August 1991.
4. L. Sha, R. Rajkumar, and J. P. Lehoczky, "Priority inheritance protocols: An approach to real-time synchronization," IEEE Transactions on Computers, vol. 39, no. 9, pp. 1175-1185, September 1990.
5. R. Rajkumar, L. Sha, and J. P. Lehoczky, "Real-time synchronization protocols for multiprocessors," Real Time Systems Symposium, pp. 259-269, December 1988.
6. C. Chen and S. K. Tripathi, "Multiprocessor priority ceiling based protocols," Tech. Rep. CS-TR-3252, Department of Computer Science, University of Maryland, April 1994.
7. T. P. Baker, "Stack-based scheduling of realtime processes," The Journal of Real-Time Systems, vol. 3, pp. 67-100, 1991.
8. M. H. Klein and T. Ralya, "An analysis of input/output paradigms for real-time systems," Tech. Rep. CMU/SEI-90-TR-19, Software Engineering Institute, Carnegie Mellon University, 1990.
9. B. E. S. Akgul and V. J. Mooney, "System-on-a-chip processor synchronization support in hardware," Design Automation and Test in Europe (DATE'01), pp. 633-639, March 2001.
10. B. E. S. Akgul, J. Lee, and V. J. Mooney, "A system-on-a-chip lock cache with task preemption support," Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'01), pp. 149-157, November 2001.
11. B. E. S. Akgul, and V. J. Mooney, "The system-on-a-chip lock cache," International Journal of Design Automation for Embedded Systems, vol. 7, no. 1-2, pp. 139-174, September 2002.
12. B. E. S. Akgul and V. J. Mooney, "PARLAK: Parameterized lock cache generator," Design Automation and Test in Europe (DATE'03), pp. 1138-1139, March 2003.
13. S. Di-Shi, D. Blough, and V. J. Mooney, "Atlanta: a new multiprocessor RTOS kernel for system-on-a-chip applications," Tech. Rep. GIT-CC-02-19, Georgia Institute of Technology, College of Computing, Atlanta, GA, March 2002. Available at: http://www.gatech.edu/tech_reports/.
14. M. G. Harbour, "Real-time POSIX: an overview," VVConex 93 International Conference, Moscu, June 1993.
15. Y. Kwok-bun, S. Davari, and T. Leibfried, "Priority ceiling protocol in ada," Conference Proceedings on Disciplined Software Development with Ada, vol. 3, no. 9, pp. 3-9, December 1996.
16. Mentor Graphics. Hardware/Software Co-Verification: Seamless. Available at: http://www.mentor.com/seamless/.
17. Synopsys VCS Verilog Simulator. Available at: http://www.synopsys.com/products/simulation/simulation.html
18. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, Second edition, 1996, pp. 29-31.
19. Synopsis Design Compiler. Available at: http://www.synopsys.com/products/logic/design_compiler.html.
20. LEDA Systems, Inc. Available at: http://www.ledasys.com/.