Data value speculation in superscalar processors

Microprocessors and Microsystems

Volumn 22, Issue 6, 1998, Pages 293-301

  Gonzalez, Jose ^a   Gonzalez, Antonio ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Data speculation; Instruction level parallelism; Speculative execution; Superscalar processors; Value prediction

Indexed keywords

COMPUTER ARCHITECTURE; DATA PROCESSING; PARALLEL PROCESSING SYSTEMS;

DATA VALUE SPECULATION; INSTRUCTION LEVEL PARALLELISM (ILP) TECHNIQUE; SUPERSCALAR PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0347483408     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(98)00086-6     Document Type: Article

References (28)

1. T.M. Austin, G.S. Sohi, Dynamic Dependency Analysis of Ordinary Programs, in: Proc. of Int. Symp. on Computer Architecture, ACM, New York, 1992, pp. 342-351.
2. M. Butler, T.Y. Yeh, Y. Patt, M. Alsup, H. Scales, M. Shebanow, Single Instruction Stream Paralellism is Greater than Two, in: Proc. of Int. Symp. on Computer Architecture, ACM, New York, pp. 276-286, 1991.
3. R.J. Eickemeyer, S. Vassiliadis, A load instruction unit for pipelined processors, IBM J. Res. Dev. 37 (4) (1993) 547-564.
4. F. Gabbay, A. Mendelson, Speculative execution based on value prediction, Technical Report, Technion, 1997.
5. F. Gabbay, A. Mendelson, Can program profiling support value prediction, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, pp 270-280, 1997.
6. M. Franklin, G.S. Sohi, ARB: a hardware mechanism for dynamic reordering of memory references, IEEE Trans. Comput. 45 (6) (1996) 552-571.
7. J. Gonzalez, A. Gonzalez, Speculative execution via address prediction and data prefetching, in: Proc. of Int. Conf. on Supercomputing (ICS), ACM, New York, 1997.
8. J. Gonzalez, A. Gonzalez, Memory address prediction for data speculation, in: Proc. of Europar, Springer, Berlin, 1997, pp. 1084-1091.
9. J. Gonzalez, A. Gonzalez, Limits of the instruction level parallelism with data speculation, Technical Report #UPC-DAC-1997-34, 1997.
10. L. Gweunnap, Digital 21264 sets new standard, Microprocessor Report 9(3), March 1995, Microprocessor Report, 10(14), October, 1996.
11. J.L. Hennessy, D.A. Patterson, Computer Architecture. A Quantitative Approach, 2nd ed., Morgan Kaufmann, San Francisco, 1996.
12. D. Hunt, Advanced performance features of the 64-bit PA-8000, in: Proc. of the CompCon '95, 1995, pp. 123-128.
13. M.S. Lam, R.P. Wilson, Limits on control flow on parallelism, in: Proc. of Int. Symp. on Computer Architecture, ACM, New York, 1992, pp. 46-57.
14. M.H. Lipasti, J.P. Shen, Exceeding the dataflow limit via value prediction, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1996, pp. 226-237.
15. M.H. Lipasti, C.B. Wilkerson, J.P. Shen, Value locality and load value prediction, in: Proc. of the ACM Conf. on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1996, pp. 138-147.
16. P. Marcuello, A. Gonzalez, J. Tubella, Speculative multithreaded processors, in: Proc. of the International Symposium on Supercomputing (ICS), ACM, New York, 1998, pp. 77-84.
17. A. Moshovos, S.E. Breach, T.N. Vijaykumar, G.S. Sohi, Dynamic speculation and synchronization of data dependences, in: Proc. of Int. Symp. on Computer Architecture, ACM, New York, 1997, pp. 181-193.
18. A. Moshovos, G.S. Sohi, Streamlining inter-operation memory communication via data dependence prediction, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1997, pp. 235-245.
19. Y. Sazeides, S. Vassiliadis, J.E. Smith, The performance potential of data dependence speculation and collapsing, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1996, pp. 238-247.
20. Y. Sazeides, J.E. Smith, The predictability of data values, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1997, pp. 248-258.
21. G. Sohi, S. Breach, T. Vijaykumar. Multiscalar processors, in: Proc. of Int. Symp. on Computer Architecture, IEEE, Los Alamitos, 1995, pp. 414-425.
22. M.D. Smith, M. Johnson, M.A. Horowitz, Limits on multiple instruction issue, in: Proc. of the ACM Conf. on Architectural Support for Programming Languages and Operating Systems, ACM, New York, 1989, pp. 181-193.
23. A. Srivastava, A. Eustace, ATOM: a system for building customized program analysis tools, in: Proc. of the 1994 Conf. on Programming Languages Design and Implementation, ACM, New York, 1994, pp. 181-193.
24. G. Tyson, T. Austin, Improving the accuracy and performance of memory communication through renaming, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1997, 218-227.
25. K.B. Theobald, G.R. Gao, L.J. Hendren, On the limits of program parallelism and its smoothability, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1992, pp. 10-19.
26. D.W. Wall, Limits of instruction-level parallelism, Technical Report WRL 93/6, Digital Western Research Laboratory, 1993.
27. K. Wang, M. Franklin, Highly accurate data value prediction using hybrid predictors, in: Proc. of Int. Symp. on Microarchitecture, IEEE, Los Alamitos, 1997, 281-290.
28. K.C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro 16 (2) (1996) 28-40.