IDDQ testability of flip-flop structures

Digest of Papers - 1996 IEEE International Workshop on IDDQ Testing, IDDQ 1996

Volumn , Issue , 1996, Pages 29-33

  Yamazaki, H ^a   Miura, Y ^a  

^a TOKYO METROPOLITAN UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

SPICE;

BASIC ELEMENTS; BRIDGING FAULT; CIRCUIT UNDER TEST; D-TYPE FLIP FLOPS; IDDQ TESTING; MASTER SLAVE; SPICE SIMULATORS; TARGET FAULTS;

FLIP FLOP CIRCUITS;

EID: 0347391922     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IDDQ.1996.557806     Document Type: Conference Paper

References (16)

1. M. Levi, "CMOS is Most Testable," Proc. Int. Test Conf., pp. 217-220, 1981.
2. J.M. Soden, C.F. Hawkins, R.K. Gulati and W. Mao, "IDDQ Testing: A Review," J. Electronic Testing: Theory and Application, Vol.3, No.4, pp. 291-303, December 1992.
3. P. High and W. Maly, "Test Generation for Current Testing," IEEE Design &Test of Computers, Vol.7, No.l, pp. 26-38, February 1990.
4. R.R. Fritzemeier, J.M. Soden, R.K. Treece and C.F. Hawkins, "Increased CMOS IC Stuck-At Fault Coverage with Reduced IDDQ Test Sets," Proc. Int. Test Conf., pp. 427-435, 1990.
5. W. Mao, R.K. Gulati, D.K. Goel and M.D. Ciletti, "QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults," Proc. Int. Conf. Computer-Aided Design, pp. 280-283, 1990.
6. H.T. Vierhaus, W. Meyer and U. Glaser, "CMOS Bridges and Resistive Transistor Faults: IDDQ versus Delay Effects," Proc. Int. Test Conf., pp. 83-91, 1993.
7. W. Maly and P. Nigh, "Built-in Current Testing-Feasibility Study," Proc. Int. Conf. Circuit-Aided Design, pp. 340-343, 1988.
8. Y. Miura and K. Kinoshita, "Circuit Design for Built-in Current Testing," Proc. Int. Test Conf., pp. 873-881, 1992.
9. T.L. Shen, J.C. Daly and J.C. Lo, "A 2-ns Detecting Time, 2mm CMOS Built-in Current Sensing Circuit," IEEE, J.Solid-State Circuits,Vol.28,No.l, pp. 72-77,1993.
10. Y. Miura and S. Naito, "A Built-in IDDQ Test Circuit Utilizing Upper and Lower Limets," Proc. Asia Test Symp., pp. 138143, 1994.
11. J.J. Tang, K.J. Lee and B.D. Liu, "A Practical Current Sensing Technique for IDDQ Testing," IEEE Trans. VLSI Systems, Vol.3, No.2, pp. 302-310, 1995.
12. J. Rius and J. Figueras, "IDDQ Fault Detection by On the Fly Depowering," Proc. Int. Workshop on IDDQ Testing, pp. 4044,1995.
13. Ft. Rodn'guez-Montanes, J. Figueras and A. Rubio, "Current vs. Logic Testability of Bridges in Scan Chains," Proc. European Test Conf., pp. 392-396, 1993.
14. R. Rodriguez-Montanes and J. Figueras, "Analysis of Bridging Defects in Sequential CMOS Circuits and their Current Testability," Proc. European Design &Test Conf., pp. 356360, 1994.
15. M. Sachdev, "IDDQ and Voltage Testable CMOS Flip-flop Configuration," Proc. Int. Test Conf., pp. 534-543,1995.
16. N. Weste and K. Eshraghian, "Principles of CMOS VLSI Design: A Systems Perspective," Addison-Wesley, 1985.