Extending synchronous languages for generating abstract real-time models

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 795-802

  Logothetis, G ^a   Schneider, K ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

QUANTITATIVE INFORMATION; REAL TIME MODELING; REAL-TIME MODELS; REAL-TIME PROPERTIES; SYMBOLIC MODEL CHECKING; SYNCHRONOUS LANGUAGES; SYNCHRONOUS PROGRAMMING; TRANSITION SYSTEM;

ALGORITHMS; MODEL CHECKING;

EXHIBITIONS;

EID: 0347116914     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998390     Document Type: Conference Paper

References (30)

1. R. Alur, C. Courcoubetis, and D. Dill. Model Checking in Dense Real-time. Technical report, Stanford University, University of Crete, 1991.
2. R. Alur and D. Dill. A theory of timed automata. Theoretical Computer Science, 126(2):183-235, 1994.
3. J. Bengtsson, K. Larsen, F. Larsson, P. Pettersson, andW. Yi. UPPAAL in 1995. In Tools and Algorithms for the Construction and Analysis of Systems, number 1055 in Lecture Notes In Computer Science, pages 431-434. Springer-Verlag, March 1996.
4. G. Berry. The Esterel v5-91 language primer. http://www.esterel.org, June 2000.
5. V. Bertin, M. Poize, J. Pulou, and J. Sifakis. Towards validated real-time software. In Euromicro Conference on Real Time Systems, pages 157-164, Stockholm, 2000.
6. S. Campos and E. Clarke. Real-Time Symbolic Model Checking for Discrete Time Models. In T. Rus and C. Rattray, editors, Theories and Experiences for Real-Time System Development, AMAST Series in Computing.World Scientific Press, AMAST Series in Computing, May 1994.
7. S. Campos, E. Clarke, and M. Minea. The Verus tool: A quantitative approach to the formal verification of real-time systems. In O. Grumberg, editor, Conference on Computer Aided Verification (CAV), volume 1254 of LNCS, pages 452-455. Springer Verlag, June 1997.
8. E. Clarke, O. Grumberg, and D. Long. Model checking and abstraction. ACMTransactions on Programming Languages and systems, 16(5):1512-1542, September 1994.
9. E. Closse, M. Poize, J. Pulou, J. Sifakis, P. Venier, D. Weil, and S. Yovine. TAXYS: A tool for the development and verification of real-time embedded systems. In Conference on Computer Aided Verification (CAV), Paris, France, 2001.
10. P. Cousot. Abstract interpretation. ACMComputing Surveys, 28(2):324-328, June 1996.
11. C. Daws, A. Olivero, S. Tripakis, and S. Yovine. The tool KRONOS. In Hybrid Systems III, volume 1066 of LNCS. Springer, 1996.
12. C. Daws and S. Tripakis. Model checking of real-time reachability properties using abstractions. In Tools and Algorithms for the Construction and Analysis of Systems (TACAS), 1998.
13. S. Edwards. Compiling Esterel into sequential code. In Design Automation Conference (DAC), pages 322-327, Los Angeles, California, June 2000.
14. S. Edwards, T. Ma, and R. Damiano. Using a hardware model checker to verify software. In International Conference on ASIC (ASICON), Shanghai, China, 2001.
15. Esterel. Website. http://www.esterel.org.
16. Esterel-Technology. Website. http://www.estereltechnologies. com.
17. N. Halbwachs, J.-C. Fernandez, and A. Bouajjanni. An executable temporal logic to express safety properties and its connection with the language Lustre. In Symposium on Lucid and Intensional Programming (ISLIP), Quebec, Canada, April 1993.
18. T. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic Model Checking for Real-Time Systems. In IEEE Symposium on Logic in Computer Science (LICS), pages 394-406, Santa-Cruz, California, June 1992. IEEE Computer Society Press.
19. L. J. Jagadeesan, C. Puchol, and J. E. V. Olnhausen. Safety property verification of Esterel programs and applications to telecommunications software. In P. Wolper, editor, Conference on Computer Aided Verification (CAV), volume 939 of LNCS, pages 127-140, Liege, Belgium, July 1995. Springer Verlag.
20. G. Logothetis and K. Schneider. A new approach to the specification and verification of real-time systems. In Euromicro Conference on Real-Time Systems, pages 171-180, Delft, The Netherlands, June 2001. IEEE Computer Society. http://goethe.ira.uka.de/fmg/ps/LoSc01.ps.gz.
21. G. Logothetis and K. Schneider. Symbolic model checking of real-time systems. In International Symposium on Temporal Representation and Reasoning, pages 214-223, Cividale del Friuli, Italy, June 2001. IEEE/ACM. http://goethe.ira.uka.de/fmg/ps/LoSc01a.ps.gz.
22. C. Loiseaux, S. Graf, J. Sifakis, A. Bouajjani, and S. Bensalem. Property preserving abstractions for the verification of concurrent systems. Formal Methods in System Design, 6:1-35, February 1995.
23. J. Ruf and T. Kropf. Using MTBDDs for composition and model checking of real-time systems. In International Conference on Formal Methods in Computer Aided Design (FMCAD), volume 1166 of LNCS. Springer, November 1998.
24. K. Schneider. A verified hardware synthesis for Esterel. In F. Rammig, editor, International IFIP Workshop on Distributed and Parallel Embedded Systems, pages 205-214, SchloB Ehringerfeld, Germany, 2000. Kluwer Academic Publishers.
25. K. Schneider. Embedding imperative synchronous languages in interactive theorem provers. In International Conference on Application of Concurrency to System Design (ICACSD 2001), pages 143-156, Newcastle upon Tyne, UK, June 2001. IEEE Computer Society Press. http://goethe.ira.uka.de/fmg/ps/Schn01a.ps.gz.
26. K. Schneider. Formal reasoning about synchronous programming languages. Internal report 2001-15, University of Karlsruhe, December 2001. http://goethe.ira.uka.de/fmg/ps/Schn01c.ps.gz.
27. K. Schneider and M. Wenz. A new method for compiling schizophrenic synchronous programs. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Atlanta, USA, November 2001. ACM. http://goethe.ira.uka.de/fmg/ps/ScWe01.ps.gz.
28. R. Shyamasundar and J. Aghav. Realizing real-time systems from synchronous language specifications. In Real Time Systems Symposium, Work in Progress Session, Orlando, Florida, USA, November 2000. IEEE.
29. Telelogic. Website. http://www.telelogic.com.
30. S. Tripakis and S. Yovine. Analysis of timed systems based on time-abstracting bisimulations. In R. Alur and T. A. Henzinger, editors, Conference on Computer Aided Verification (CAV), volume 1102 of LNCS, pages 232-243, New Brunswick, NJ, USA, July/August 1996. Springer Verlag.