Cache-Conscious Data Placement

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 139-149

  Calder, Brad ^a   Krintz, Chandra ^a   John, Simmi ^a   Austin, Todd ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0346969870     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291036     Document Type: Article

References (34)

1. A. Agarwal and S. D. Pudar. Column-associative caches: A technique for reducing the miss rate of direct-mapped caches. Proceedings of the 20th Annual International Symposium on Computer Architecture 21(2):179-190, May 1993.
2. Todd M. Austin. Hardware and Software Mechanisms for Reducing Load Latency. TR 1311, Computer Sciences Department, UW-Madison, Madison, WI, April 1996.
3. D. A. Barrett and B. G. Zorn. Using lifetime predictors to improve memory allocation performance. Proceedings of the ACM SIGPLAN '93 Conference on Programming Language Design and Implementation, 28(6):187-196, June 1993.
4. S. Carr, K. S. McKinley, and C.-W. Tseng. Compiler optimizations for improving data locality. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, 28(5):252-262, October 1994.
5. C.-L. Chen and C.-K. Liao. Analysis of vector access performance on skewed interleaved memory. Proceedings of the 16th Annual International Symposium on Computer Architecture, 17(3):387-394, May 1989.
6. T. Chilimbi and J. Larus. Using generational garbage collection to implement cache-conscious data placement. Submitted for publication., 1998.
7. T. Chilimbi, J. Larus, and M. Hill. Improving pointer-based codes through cache-conscious data placement. Submitted for publication., 1998.
8. F. Dahlgren and P. Stenstrom. On reconfigurable on-chip data caches. Proceedings of the 24th Annual International Symposium on Microarchitecture, 22(1):189-198, November 1991.
9. K. I. Farkas and N. P. Jouppi. Complexity/performance tradeoffs with non-blocking loads. Proceedings of the 21st Annual International Symposium on Computer Architecture, 22(2):211-222, April 1994.
10. Q. S. Gao. The Chinese remainder theorem and the prime memory system. Proceedings of the 20th Annual International Symposium on Computer Architecture, 21(2):337-340, May 1993.
11. N. Gloy, T. Blockwell, M.D. Smith, and B. Calder. Procedure placement using temporal ordering information. In 30th International Symposium on Microarchitecture, December 1997.
12. D. Grunwald, B. G. Zorn, and R. Henderson. Improving the cache locality of memory allocation. Proceedings of the ACM SIGPLAN '93 Conference on Programming Language Design and Implementation, 28(6):177-186, June 1993.
13. A.H. Hashemi, D.R. Kaeli, and B. Calder. Efficient procedure mapping using cache lince coloring. In Proceedings of the SIGPLANS'97 Conference on Programming Language Design and Implementation, pages 171-182, June 1997.
14. M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Transactions on Computers, 38(12):1612-1630, December 1989.
15. W. W. Hwu and P. P. Chang. Achieving high instruction cache performance with an optimizing compiler. Proceedings of the 16th International Symposium on Computer Architecture, pages 242-251, June 1989.
16. T. E. Jeremiassen and S. J. Eggers. Reducing false sharing on shared memory multiprocessors through compile-time data transformations. Proceedings of the Symposium on Principals and Practice of Parallel Programming, July 1995.
17. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Proceedings of the 17th Annual International Symposium on Computer Architecture, 18(2):364-373, May 1990.
18. N. P. Jouppi and S. J.E. Wilton. Tradeoffs in two-level on-chip caching. Proceedings of the 21st Annual International Symposium on Computer Architecture, 22(2):34-45, April 1994.
19. D. R. Kerns and S. J. Eggers. Balanced scheduling: Instruction scheduling when memory latency is unknown. Proceedings of the 1992 ACM SIGPLAN Conference on Programming Language Design and Implementation, 28(6):278-289, June 1993.
20. R. E. Kessler. Analysis of Multi-Megabyte Secondary CPU Cache Memories. TR 1032, Computer Sciences Department, UW-Madison, Madison, WI, July 1991.
21. R. E. Kessler, R. Jooss, A. Lebeck, and M. D. Hill. Inexpensive implementations of set-associativity. Proceedings of the 16th Annual International Symposium on Computer Architecture, 17(3):131-139, 1989.
22. A. R. Lebeck and D. A. Wood. Cache profiling and the spec benchmarks: A case study. IEEE Computer, 27(10):15-26, October 1994.
23. W. L. Lynch, B. K. Bray, and M. J. Flynn. The effect of page allocation on caches. Proceedings of the 25th Annual International Symposium on Microarchitecture, 23(1):222-225, December 1992.
24. S. McFarling. Procedure merging with instruction caches. Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, 26(6):71-79, June 1991.
25. A. B. Montz, D. Mosberger, S. W. O'Malley, L. L. Peterson, T. A. Proebsting, and J. H. Hartman. Scout: A communications-oriented operating system. Technical Report TR 94-20, Department of Computer Science, University of Arizona, Tucson, AZ, June 1994.
26. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. Conference Proceedings of the Fifth International Symposium on Architectural Support for Programming Languages and Operating Systems, 27(9):62-73, October 1992.
27. F. Mueller. Compiler support for software-based cache partitioning. ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems, 30(11):125-133, June 1995.
28. K. Pettis and R. C. Hansen. Profile guided code positioning. Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation, 25(6):16-27, June 1990.
29. G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. In Proceedings of the SIGPLAN'98 Conference on Programming Language Design and Implementation, June 1998.
30. M. Seidl and B. Zorn. Predicting references to dynamically allocated objects. CU-CS-826-97, University of Colorado at Boulder, January 1997.
31. J. E. Smith. Decoupled access/execute architectures. Proceedings of the 9th Annual International Symposium on Computer Architecture, pages 112-119, April 1982.
32. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the Conference on Programming Language Design and Implementation, pages 196-205. ACM, 1994.
33. J. Torrellas, C. Xia, and R. Daigle. Optimizing instruction cache performance for operating system intensive workloads. In Proceedings of the First International Symposium on High-Performance Computer Architecture, pages 360-369, January 1995.
34. Y. Wu. Ordering functions for improving memory reference locality in a shared memory multiprocessor system. Proceedings of the 25th Annual International Symposium on Microarchitecture, 23(1):218-221, December 1992.