Design of modified four-phase CMOS charge pumps for low-voltage flash memories

Journal of Circuits, Systems and Computers

Volumn 11, Issue 4, 2002, Pages 393-403

  Lin, Hongchin ^a   Chen, Nai Hsien ^b   Lu, Jainhao ^a  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

^b ALi Corporation   (Taiwan)

Author keywords

Body effects; Boosted clocks; Charge pumping circuits; Four phase clock scheme; Power efficiency; Pumping gain

Indexed keywords

EID: 0346674013     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126602000537     Document Type: Article

References (10)

1. K. Itoh, VLSI Memory Chip Design, Springer-Verlag, 2001.
2. T. Jinbo et al., "A 5-V-only 16-Mb flash memory with sector erase mode", IEEE J. Solid-State Circuits 27 (1992) 1547-1553.
3. S. Atsumi et al., "A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation", IEEE J. Solid-State Circuits 29 (1994) 461-469.
4. J. F. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid-State Circuits 11 (1976) 374-378.
5. J.-T. Wu and K.-L. Chang, "MOS charge pumps for low-voltage operation", IEEE J. Solid-State Circuits 33 (1998) 592-596.
6. H. Lin, K.-H. Chang, and S.-C. Wong, "Novel high positive and negative pumping circuits for low supply voltage", IEEE Int. Symp. Circuits Syst. 1 (1999) 238-241.
7. H. Lin and K.-H. Chang, "Substrate-connected high voltage pumping circuits for low supply voltages", IEE Electron. Lett. 38, 13 (2002) 625-626.
8. Y. Moisiadis, I. Bouras, and A. Arapoyanni, "A CMOS charge pump for low voltage operation", IEEE Int. Symp. Circuits Syst. 5 (2000) 577-580.
9. E. Park and H.-H. Hung, "High voltage charge transfer stage", U.S. Patent 5 886 566, Mach, 1999.
10. Y. Nakagome et al., "An experimental 1.5-V 64-Mb DRAM", IEEE J. Solid-State Circuits 26 (1991) 465-472.