Design of cache memories for dataflow architecture

Journal of Systems Architecture

Volumn 44, Issue 9-10, 1998, Pages 657-674

  Kavi, Krishna M ^a   Hurson, A R ^b  

^a The University of Texas at Arlington   (United States)

^b The Pennsylvania State University   (United States)

Author keywords

Cache; Dataflow architecture; Instruction cache; Operand cache; Operand reuse

Indexed keywords

EID: 0345766968     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(97)00012-X     Document Type: Article

References (21)

1. Arvind, R.S. Nikhil, Can Dataflow subsume von neumann computing? Proceedings of the 16th Annual International Symposium on Computer Architecture, 1989, pp. 262-272.
2. D.E. Culler et al., TAM - a compiler controlled threaded abstract machine, J. Parallel Distrib. Comput. 18 (3) (1993) 347-370.
3. J. Hicks, D. Chiou, B.S. Aug, Arvind, Performance studies of the monsoon dataflow processor, J. Parallel Distrib. Comput. 18 (3) (1993) 273-300.
4. R.A. Ianucci, Toward a Dataflow/von Neumann Hybrid Architecture, Proceedings of the International Symposium on Computer Architecture, 1988, pp. 131-140.
5. B. Lee, A.R. Hurson, Dataflow Architectures and Multithreading. IEEE Computer, 1994, pp, 27-39.
6. G.M. Papadopolous, D.E. Culler, Monsoon: An explicit token-Store architecture, The 17th Annual International Symposium on Computer Architecture, 1990, pp. 82-90.
7. G.M. Papadopolous, Implementation of a General Purpose Dataflow Multiprocessor, MIT Press, Cambridge, MA, 1991.
8. K.M. Kavi, A.R. Hurson, P. Patadia, E. Abraham, P. Shanmugam, Design of cache memories for multithreaded dataflow architecture, Proceedings of the 22nd International Symposium on Computer Architecture, 1995, pp. 253-264.
9. A.R. Lebeck, D.A. Wood, Cache Profiling and the SPEC Benchmarks: A Case Study, IEEE Computer, 1994, pp. 15-26.
10. S. Przybylski, Cache and Memory Hierarchy Design: A Performance-Directed Approach, Morgan Kaufmann, San Mateo, CA, 1990.
11. A.J. Smith, Cache Memories, ACM Computing Surveys, 1982, pp. 473-530.
12. I. Tartalja, V. Milutinovic, The Cache Coherence Problem in Shared-Memory Multiprocessors. Software Solutions, IEEE Computer Science Press, 1996.
13. M. Tokoro, J.R. Jagannathan, H. Sunahara, On the working set concept for data-flow machines. Proceedings of the 10th Annual International Symposium on Computer Architecture, 1987, pp. 90-97.
14. S.A. Thoreson, A.N. Long, A feasibility study of a memory hierarchy in data flow environment, Proceedings of the International Conference on Parallel Conference, 1987, pp. 356-360.
15. M. Takesue, A unified resource management and execution control mechanism for dataflow machines, Proceedings of the 14th Annual International Symposium on Computer Architecture, 1987, pp. 90-97.
16. M. Takesue, Cache memories for data flow architectures, IEEE Trans. Comput. 41 (6) (1992) 667-687.
17. M.D. Hill, A.J. Smith, Evaluating associativity of CPU caches, IEEE Trans. Comput. vol. 38 (1989) 1612-1630.
18. B. Lee, K.M. Kavi, Program partitioning for multithreaded dataflow computers. Proceedings of the 26th Hawaii International Conference on System Sciences, 1993, pp. II 487-495.
19. Arvind, D.E. Culler, Dataflow Architectures, Annual Rev. Comput. Sci. 1 (1986) 225-253.
20. J.T. Feo, D.C. Cann, R.R. Oldehoeft, A report on Sisal language project, J. Parallel Distrib. Comput. vol. 10 (1990) 349-366.
21. D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: Maximizing on chip parallelism, Proceeding of the 22nd International Symposium on Computer Architecture, 1995, pp. 392-403.