메뉴 건너뛰기




Volumn 2002-January, Issue , 2002, Pages 182-187

A concurrent fault simulation for crosstalk faults in sequential circuits

Author keywords

Benchmark testing; Circuit faults; Circuit simulation; Circuit testing; Computational modeling; Crosstalk; Electrical fault detection; Fault detection; Sequential analysis; Sequential circuits

Indexed keywords

CIRCUIT SIMULATION; CROSSTALK; ECONOMIC AND SOCIAL EFFECTS; ELECTRIC FAULT LOCATION; ELECTRIC NETWORK ANALYSIS; SEQUENTIAL CIRCUITS;

EID: 0345272594     PISSN: 10817735     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ATS.2002.1181708     Document Type: Conference Paper
Times cited : (3)

References (7)
  • 1
    • 0030412066 scopus 로고    scopus 로고
    • Process aggravated noise (pan): New validation and test problems
    • M. A. Breuer and S. K. Gupta. Process aggravated noise (pan): New validation and test problems. Proc. Int. Test Conf. , pages 914-923, 1996.
    • (1996) Proc. Int. Test Conf. , pp. 914-923
    • Breuer, M.A.1    Gupta, S.K.2
  • 3
    • 0031354479 scopus 로고    scopus 로고
    • Analytic models for crosstalk delay and pulse analysis under non-ideal inputs
    • W. Y. Chen, S. K. Gupta, and M. A. Breuer. Analytic models for crosstalk delay and pulse analysis under non-ideal inputs. Proc. Int. Test Conf. , pages 809-818, 1997.
    • (1997) Proc. Int. Test Conf. , pp. 809-818
    • Chen, W.Y.1    Gupta, S.K.2    Breuer, M.A.3
  • 5
    • 0035687593 scopus 로고    scopus 로고
    • On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    • K. J. Keller, H. Takahashi, K. K. Saluja, and Y. Takamatsu. On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits. Proc. Int. Test Conf. , pages 568-577, 2001.
    • (2001) Proc. Int. Test Conf. , pp. 568-577
    • Keller, K.J.1    Takahashi, H.2    Saluja, K.K.3    Takamatsu, Y.4
  • 6
    • 0027698840 scopus 로고
    • An efficient algorithm for sequential circuit test generation
    • T. P. Kelsey, K. K. Saluja, and S. Y. Lee. An efficient algorithm for sequential circuit test generation. IEEE Trans. on Computers, pages 1361-1371, 1993.
    • (1993) IEEE Trans. on Computers , pp. 1361-1371
    • Kelsey, T.P.1    Saluja, K.K.2    Lee, S.Y.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.