SAT-based algorithms for logic minimization

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 510-517

  Sapra, Samir ^a   Theobald, Michael ^a   Clarke, Edmund ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ARTIFICIAL INTELLIGENCE; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; ENCODING (SYMBOLS); HEURISTIC METHODS;

BOOLEAN SATISFIABILITY; CONJUNCTIVE NORMAL FORM; LOGIC MINIMIZATION;

LOGIC GATES;

EID: 0344981528     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic, 1984.
2. E. Clarke, O. Grumberg, and D. Peled. Model Checking. MIT Press, 1999.
3. E. M. Clarke, P. Chauhan, S. Sapra, J. Kukula, H. Veith, and D. Wang. Automated abstraction refinement for model checking large state spaces using sat based conflict analysis. In FMCAD, pages 33-51, 2002.
4. O. Coudert. Two-level logic minimization: an overview. Integration, the VLSI journal, 17:97-140, 1994.
5. S. Devadas, A. Ghosh, and K. Keutzer. Logic Synthesis. McGraw-Hill, 1994.
6. J. Hlavicka and P. Fiser. BOOM - a heuristic boolean minimizer. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 439-442, 2001.
7. E. McCluskey. Logic Design Principles. Prentice-Hall, 1986.
8. K. L. McMillan. Applying sat methods in unbounded symbolic model checking. In Proc. Computer Aided Verification, pages 250-264, 2002.
9. G. D. Micheli. Synthesis And Optimization Of Digital Circuits. McGraw-Hill, 1994.
10. M. W. Moskewicz, E. F. madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient sat solver. In Proc. ACM/IEEE Design Automation Conference, pages 530-535, 2001.
11. R. Rudell. Logic synthesis for VLSI design. Technical Report UCB/ERL M89/49, Berkeley, 1989.
12. R. Rudell and A. Sangiovanni-Vincentelli. Multiple valued minimization for PLA optimization. IEEE Transactions on CAD, CAD-6(5):727-750, September 1987.
13. J. P. M. Silva and K. A. Sakallah. Grasp: A new search algorithm for satisfiability. Technical Report CSE-TR-292-96, Computer Science and Engineering Division, Department of EECS, Univ. of Michigan, 1996.
14. M. Theobald. Efficient Algorithms for the Design of Asynchronous Control Circuits. PhD thesis, Department of Computer Science, Columbia University, 2002.
15. M. Theobald and S. M. Nowick. Fast heuristic and exact algorithms for two-level hazard-free logic minimization. IEEE Transactions on Computer-Aided Design, Nov. 1998.
16. H. Zhang. Sato: An efficient propositional prover. In Proceedings of the Conference on Automated Deduction (CADE'97), pages 272-275, 1997.