Technology mapping of LUT based FPGAs for delay optimisation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1304, Issue , 1997, Pages 245-254

  Lin, Xiaochun ^a   Dagless, Erik ^a   Lu, Aiguo ^b  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0344908183     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63465-7_229     Document Type: Conference Paper

References (19)

1. Chang, S. C, Sadowska, M., Hwang, T. T.: Technology Mapping for TLU FPGAs Based on Decomposition of Binary Decision Diagrams. IEEE Trans, on Computer- Aided Design of Integrated Circuits and Systems, 15(10) (1996) 1226-1235
2. Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(1) (1994) 1-12
3. Cong, J., Ding, Y, Chen, K,: An Optimal Performance-driven Technology Mapping Algorithm for LUT based FPGAs under arbitrary net-delay models. Int. Conf. on Computer-Aided Design and Computer Graphics, (1993) 599-604
4. Cong, J., Ding, Y.: On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping. 30th Design Automation Conference (DAC), (1993) 213-218
5. Cong, J., Hwang, Y. Y.: Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design. 33th Design Automation Conference, (1996) 726-729
6. Francis, R. J., Rose, J., Vranesic, Z.: Technology Mapping of Lookup Table Based FPGAs for Performance. IEEE International Conference on Computer-Aided Design, (1991) 568-571
7. Huang, J. D., Jou, J. Y., Shen, W. Z.: An Iterative Area/Performance Trade-Off Algorithm for LUT-Based FPGA Technology Mapping. IEEE International Conference on Computer-Aided Design, (1996) 13-17
8. Xilinx Inc.: The Programmable Gate Array Data Book, (1994)
9. Legl, C., Wurth, B., Eckl, K.: A Boolean Approach to Performance-Directed Technology Mapping for LUT-based FPGA Designs. 33th Design Automation Conference, (1996) 730-733
10. Lu, A.: Logic Synthesis for Field Programmable Gate Arrays. PhD Thesis, University of Bristol (1995)
11. Lu, A., Dagless, E., Saul, J.: DART: Delay and Routability Driven Technology Mapping for LUT Based FPGAs. International Conference on Computer Design (ICCD), (1995) 409-414
12. Lu, A., Dagless, E., Saul, J.: Tradeoff literals against support for Logic Synthesis of LUT based FPGAs. IEE Proceedings on Computers and Digital Techniques, 143(2) (1996) 111-119
13. Murgai, R., Shenoy, N., Brayton, R. K., Sangiovanni-Vincentelli, A.: Performance Directed Synthesis for Table Look Up Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1991) 572-575
14. Rudell, R.: Logic synthesis for VLSI design. Ph.D thesis, UC Berkeley (1989)
15. Sawkar, P., Thomas, D.: Performance Directed Technology Mapping for Look-Up Table Based FPGAs. 30th Design Automation Conference, (1993) 208-212
16. Schlag, M., Kong, J., Chan, P. K.: Routability-Driven Technology Mapping for Lookup Table-Based FPGAs. International Conference on Computer Design: VLSI in Computer and Processors, (1992) 86-90
17. Sentovich, E., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., Sangiovanni-Vincentelli, A.: SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB/ERL M/92/41, Electronics Research Laboratory, University of California, Berkeley, (1992)
18. Togawa, N., Sato, M., Ohtsuki, T.: Maple: A simultaneous technology mapping, placement, and global routing algorithm for Field-Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1994) 156-163
19. Wurth, B., Eckl, K., Antreich, K,: Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm. 32th Design Automation Conference, (1995) 54-59