Board-level multiterminal net routing for FPGA-based logic emulation

ACM Transactions on Design Automation of Electronic Systems

Volumn 2, Issue 2, 1997, Pages 151-167

  Mak, Wai Kei ^a,b   Wong, D F ^a,b  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b University of Texas at Austin   (United States)

Author keywords

Board level routing; Crossbars; Field programmable gate arrays; Logic emulation; Multi terminal net decomposition

Indexed keywords

EID: 0344667944     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/253052.253136     Document Type: Article

References (13)

1. BAZARAA, M. S., JOHN, J. J., AND SHERALI, H. D. 1990. Linear Programming and Network Flows. Wiley, New York, NY.
2. BROWN, S. D., FRANCIS, R. J., ROSE, J., AND VRANESIC, Z. G. 1992. Field-Programmable Gate Arrays, Kluwer, Amsterdam, The Netherlands.
3. CHAN, P. K., AND SCHLAG, M. D. F. 1993. Architectural tradeoffs in field-programmable-device-based computing systems. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (April 1993), 138-141.
4. CHOU, N. C., LIU, L. T., CHENG, C. K., DAI, W. J., AND LINDELOF, R. 1994. Circuit partitioning for huge logic emulation systems. In Proceedings of the 31st ACM/IEEE Design, Automation Conference ACM, New York, NY, 244-249.
5. FORD, L. R., JR., AND FULKERSON, D. R. 1962. Flows in Networks, Princeton University Press, Princeton, NJ.
6. MAK, W. K. AND WONG, D. F. 1995. On optimal board-level routing for FPGA-based logic emulation. In Proceedings of the 32nd ACM/IEEE Design Automation Conference ACM, New York, NY, 552-556.
7. SLIMANE-KADI, M., BRASEN, D., AND SAUCIER, G. 1994. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. In Proceedings of the ACM/SIGDA International Workshop on Field-Programmable Gate Arrays (Feb 1994). ACM, New York, NY.
8. MALINIAK, L. 1992. Multiplexing enhances hardware emulation. Electronic Des. (Nov.), 76-78.
9. TRIMBERGER, S. (ED.) 1994. Field-Programmable Gate Array Technology, Kluwer, Amsterdam, The Netherlands.
10. VARGHESE, J., BUTTS, M., AND BATCHELLER, J. 1993. An efficient logic emulation system. IEEE Trans. VLSI 1, (June), 171-174.
11. WALTERS, S. 1991. Computer-aided prototyping for ASIC-based systems. IEEE Des. Test (June), 4-10.
12. YAMADA, K., NAKADA, H., TSUTSUI, A., AND OHTA, N. 1994. High-speed emulation of communication circuits on a multiple-FPGA system. In Proceedings of the ACM/SIGDA International Workshop on Field-Programmable Gate Arrays (Feb 1994). ACM, New York, NY.
13. YANG, H. H. AND WONG, D. F. 1995. Circuit clustering for delay minimization under area and pin constraints. In Proceedings of The European Design and Test Conference, 65-70.