A model of parallelizing compiler on multithreading operating systems

International Journal of Modelling and Simulation

Volumn 18, Issue 1, 1998, Pages 9-15

  Yang, Chao Tung ^a,c,d   Tseng, Shian Shyong ^a,e,f,g,h   Hsiao, Ming Chang ^a,b,i,j  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b Ministry of Transportation and Communications Taiwan   (Taiwan)

^c TUNGHAI UNIVERSITY   (Taiwan)

^d ACM   (Taiwan)

^e ACM ^*  (Taiwan)

^f Computer Center ^*  (Taiwan)

^g BEIJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS   (China)

^h IEEE   (Taiwan)

ⁱ NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^j CHUNGHWA TELECOM CO LTD   (Taiwan)

more..

Author keywords

Model; Multithreading; P Threads; Parallelism; Parallelizing compiler

Indexed keywords

EID: 0343355836     PISSN: 02286203     EISSN: None     Source Type: Journal    
DOI: 10.1080/02286203.1998.11760352     Document Type: Article

References (23)

1. K. Hwang, Advanced computer architecture: Parallelism, scalability, programmability, (New York: MIT Press/McGraw-Hill, 1993), 19-27.
2. U. Banerjee, Dependence analysis for supercomputing, (Norwell, MA: Kluwer, 1988), 27-65.
3. M. Wolfe, Optimizing supercompilers for supercomputers, (Cambridge, MA: MIT, 1989).
4. H. P. Zima & B. Chapman, Supercompilers for parallel and vector computers, (New York: Addison-Wesley/ACM Press, 1990).
5. D. F. Bacon, S. L. Graham, & O. J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys, 26(4), Dec. 1994, 345-420.
6. W. Blume, R. Eigenmann, K. Faigin, J. Grout, J. Hoeflinger, D. A. Padua, P. Petersen, B. Pottenger, L. Rauchwerger, P. Tu, & S. Weatherford, Polaris: The next generation in parallelizing compilers, Proc. 7th Int'l. Workshop Languages and Compilers for Parallel Computing, Lecture Notes in Computer Science, vol. 896, (Ithaca, NY: Springer-Verlag, Aug. 1994), 141-154.
7. M. C. Hsiao, S. S. Tseng, C. T. Yang, & C. S. Chen, Implementation of a portable parallelizing compiler with loop partition, Proc. of the 1994 Int. Conf. on Parallel and Distributed Systems, Dec. 1994, 333-338.
8. M. Wolfe, High-performance compilers for parallel computing, (New York: Addison-Wesley, 1995), 137-162.
9. C. D. Polychronopoulos et al., Parafrase-2: An environment for paralleling, partitioning, synchronizing, and scheduling programs on multiprocessors, Int. J. High. Speed Competing, 1(1), Jan. 1989, 45-72.
10. T. H. Tzen & L. M. Ni, Trapezoid self-scheduling: A practical scheduling scheme for parallel compilers, IEEE Trans. Parallel Distrib. Syst., 4(1), Jan. 1993, 87-98.
11. C. T. Yang, S. S. Tseng, & C. S. Chen, The anatomy of Parafrase-2, Proc. National Science Council Republic of China, (Part A), 18(5), Sept. 1994, 450-462.
12. K. Loepere, Mach S kernel principles, (Open Software Foundation/Carnegie Mellon University, 1992).
13. K. Loepere, Mach 3 server write's guide, (Open Software Foundation/Carnegie Mellon University, 1992).
14. O'Reilly & Associates, Inc., Guide to OSF/1: A technical synopsis, (Sebastopol, CA: O'Reilly & Associates, June 1991).
15. X. Kong, D. Klappholz, & K. Psarris, The I test: An improved dependence test for automatic parallelization and vectorization, IEEE Trans. Parallel Distrib. Syst., 2(3), July 1991, 342-349.
16. M. Wolfe & C. W. Tseng, The power test for data dependence, IEEE Trans. Parallel Distrib. Syst., 3(5), Sep. 1992, 591-601.
17. W. Pugh & D. Wonnacott, Static analysis of upper and lower bounds on dependences and parallelism, A CM Trans. Program. Lang. Syst., 16(4), July 1994, 1248-1278.
18. W. C. Shih, C. T. Yang, & S. S. Tseng, Knowelwdge-baseddata dependence testing on loops, Proc. of the 1994 Int. Computer Symp., Dec. 1994, 961-966.
19. J. Boykin, D. Kirschen, A. Langerman, & S. LoVerso, Programming under Mach, (New York: Addison-Wesley, 1993), 335-378.
20. Acer, Inc., AcerAltos 10000 system guide (Acer Incorporated, 1991).
21. S. I. Feldman, D. M. Gay, M. W. Maimone, & N. L. Schryer, A FORTRAN-to-C converter, Computing Science Technical Report, no. 149, Bell Communication Research and Carnegie-Mellon University, 1992.
22. S. H. Kao, C. T. Yang, & S. S. Tseng, Run-time parallelization for loops, Proc., the 1986 Hawaii Int. Conf. on System Sciences, HICSS-29, Hawaii, Jan. 1996, 233-242.
23. C. T. Yang, S. S. Tseng, C. D. Chnang, & W. C. Shih, Using knowledge-based techniques for parallezation on parallelizing compilers, Proc. EURO-PAR'95, Lecture Notes in Computer Science, vol. 966, (Stockholm: Springer-Verlag, Aug. 1995), 417-128.