An adaptive parallel computer vision system

International Journal of Pattern Recognition and Artificial Intelligence

Volumn 12, Issue 3, 1998, Pages 311-334

  Kim, Jeong Min ^a   Kim, Youngsik ^a   Kim, Shin Dug ^a   Han, Tack Don ^a   Yang, Sung Bong ^a  

^a Yonsei University   (South Korea)

Author keywords

Computer vision; Multiprocessor; Parallel processing; Performance model; SIMD

Indexed keywords

EID: 0343022880     PISSN: 02180014     EISSN: None     Source Type: Journal    
DOI: 10.1142/S021800149800021X     Document Type: Article

References (28)

1. M. Annaratone, E. Arnould, T. Gross, H. T. Kung, M. Lam, O. Menzilcioglu, and J. A. Webb, "The Warp computer: architecture, implementation, and performance", IEEE Trans. Comput. C-36, 12 (1987) 1523-1538.
2. K. E. Batcher, "Design of a massively parallel processor", IEEE Trans. Comput. C29, 9 (1980) 836-844.
3. T.B. Berg and H. J. Siegel, "Instruction execution trade-offs for SIMD versus MIMD versus mixed mode parallelism", Fifth Int. Parallel Processing Symp., May 1991, pp. 301-308.
4. D. Blevins, E. Davis, R. Heaton and J. Reif, "BLITZEN: a highly integrated massively parallel machine", J. Parall. Distributed Comput. 8, 2 (1990) 150-160.
5. E. D. Brooks III, B. C. Gorda, K. H. Warren and T. S. Welcome, "Split-join and message passing programming models on the BBN TC200", Int. Conf. Parallel Processing, 1991, pp. II-54-II-59.
6. N. G. Bourbakis, D. Fotakis and D. Tabak, "A RISC-bit-sliced design of the HERMES multi-level vision system", J. Microcomput. Appl. 11 (1988) 155-167.
7. V. Cantoni, S. Levialdi, M. Ferretti and F. Maloberti, "A pyramid project using integrated technology", Integrated Technology for Parallel Image Processing, 1985, pp. 121-132.
8. A. N. Choudhary, J. H. Patel and N. Ahuja, "NETRA: A hierarchical and partitionable architecture for computer vision systems", IEEE Trans. Parall. Distributed Syst. 4, 10 (1993) 1092-1104.
9. R. E. Cypher, J.-L. C. Sanz and L. Snyder, "Algorithms for image component labeling on SIMD mesh-connected computers", IEEE Trans. Comput. 39, 2 (1990) 276-281.
10. D. Elliott, M. Snelgrove and M. Stumm, "Computational RAM: a memory-SIMD hybrid and its application to DSP", IEEE 1992 Custom Integrated Circuit Conf., 1992, pp. 30.6.1-30.6.4.
11. M. Gokhale, B. Holmes and K. Iobst, "Processing in memory: the terasys massively parallel PIM array", IEEE Comput. 28, 4 (1995) 23-31.
12. R. M. Haralick and L. G. Shapiro, Computer and Robot Vision (Addison-Wesley Publishing Company, 1992).
13. D. Hillis, The Connection Machine (MIT Press, Cambridge, MA, 1985).
14. L. H. Jamieson, "Characterizing parallel algorithms", in The Characteristics of Parallel Algorithms, MIT Press, Cambridge, MA, 1987, pp. 65-100.
15. J. S. Mertoguno and N. G. Bourbakis, "KYDON vision system: the adative learning model", Int. J. Artificial Intelligence Tools 4, 4 (1995) 453-469.
16. J. Nickolls, "The design of the MasPar MP-1: a cost effective massively parallel computer", Proc. 35th IEEE Computer Society Int. Conf., 1990, pp. 25-28.
17. S. H. Noh- and K. Dussa-Zieger, "Improving massively data parallel system performance with heterogeneity", Proc. 4th Symp. Frontiers of Massively Parallel Computation, Oct. 1992, pp. 93-99.
18. N. Otsu, "A threshold selection method from gray-level histograms", IEEE Trans. Syst. Man Cybern. SMC9 (1979) 62-66.
19. I. Pitas, Digital Image Processing Algorithms, Prentice-Hall International, 1993.
20. D. H. Schaefner, D. H. Wilcox and G. C. Harris, "A pyramid of MPP processing elements - experience and plans", in Proc. Hawaii Int. Conf. System Sciences, 1985, pp. 178-184.
21. H. J. Siegel et al., "PASM: A reconfigurable parallel system for image processing", in Parallel Computing: Theory and Comparisons, eds. G. J. Lipovski and M. Malek (Wiley, New York, 1987).
22. M. Sunwoo and J. Aggarwal, "A sliding memory plane array processor", IEEE Trans. Parall. Distributed Syst. 4, 6 (1993) 601-612.
23. D. Terzopoulos, "Concurrent multilevel relaxation", in Proc. Image Undestanding Workshop, ed. L. S. Baumann, Miami Beach, Fl. 1985.
24. C. W. Tseng, "Compiler optimization for eliminating barrier synchronization", Proc. 5th ACM Symp. Principles and Practice of Parallel Programming, July 1995, pp. 144-155.
25. L. Tucker and G. Robertson, "Architecture and applications of the connection machine", IEEE Comput. 21, 8 (1988) 26-38.
26. M. C. Wang, S. D. Kim, M. A. Nichols, R. F. Freud, and H. J. Siegel, "Augmenting the optimal selection theory for superconcurrency", IPPS Workshop on Heterogeneous Processing, Mar. 1992, pp. 13-22.
27. C. C. Weems, S. P. Levitan, A. R. Hanson, E. M. Riseman, J. G. Nash, and D. B. Shu, "The image understanding architecture", Int. J. Computer Vision 2, 3 (1989) 251-282.
28. N. Yamashita, T. Kimura, Y. Fujita, Y. Aimoto, T. Manabe, S. Okazaki, K. Nakamura, and M. Yamashina, "A 3.84 GIPS integrated memory array processor with 64 processing elements and a 2-Mb SRAM", IEEE J. Solid-State Circuits 29, 11 (1994) 1336-1342.