Design and Implementation of a Random Neural Network Routing Engine

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1128-1143

  Kocak, Taskin ^a   Seeber, Jude ^a   Terzioglu, Hakan ^a  

^a UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

Network processors; Neural network; Packet switched networks; Random neural networks

Indexed keywords

COGNITIVE SYSTEMS; COMPUTER SIMULATION; COMPUTER SOFTWARE; LEARNING SYSTEMS; PACKET NETWORKS; PACKET SWITCHING; PROBABILITY; ROUTERS;

SMART PACKET PROCESSORS (SPP);

NEURAL NETWORKS;

EID: 0242611597     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816366     Document Type: Article

References (16)

1. E. Gelenbe, R. Lent, and Z. Xu, "Design and analysis of cognitive packet networks," Perform. Eval., vol. 46, pp. 155-176, 2001.
2. Z. Xu, "Design and Analysis of Adaptive Routing in Cognitive Packet Networks," Ph.D. Dissertation, University of Central Florida, Orlando, FL, 2001.
3. J. Caruso, "Network processor market to grow," Network World High Speed LAN's Newsletter, Sept. 9, 2001.
4. E. Gelenbe, "Learning in the recurrent random neural network," Neural Comput., vol. 5, no. 1, pp. 154-164, 1993.
5. E. Gelenbe, Z. Mao, and Y. Li, "Function approximation with spiked random networks," IEEE Trans. Neural Networks, vol. 10, no. 1, pp. 3-9, 1999.
6. H. Bakircioglu and T. Kocak, "Survey of random neural network applications," Europ. J. Oper. Res., vol. 126, pp. 319-330, Oct. 2000.
7. E. Gelenbe and K. Hussain, "Learning in the multiple class random neural network," IEEE Trans. Neural Networks, vol. 13, no. 6, pp. 1257-1267, 2002.
8. U. Halici, "Reinforcement learning algorithm with internal expectations for the random neural network," Europ. J. Oper. Res., vol. 126, pp. 288-307, Oct. 2000.
9. N. Shah, "Understanding network processors," M.S. thesis, University of California at Berkeley, Berkeley, CA, 2001.
10. T. Kocak and J. Engel, "A survey of network processors," School of EECS, Univ. of Central Florida, Sept. 2002. Available http://www.cs.ucf.edu/̃tkocak/TR/NPsurvey.ps.
11. R. Lent, "On the design and performance of cognitive packets over wired networks and mobile ad hoc networks," Ph.D. dissertation, University of Central Florida, Orlando, FL, 2003.
12. T. Wolf and J. S. Turner, "Design issues for high-performance active routers," IEEE J. Select. Areas Commun., vol. 19, pp. 404-409, 2001.
13. J. Dirmar, K. Torkelsson, and A. Jantsch, "A dynamically reconfigurable FPGA-based CAM for internet protocol characterization," in Proc. 10th Int'l Conf. Field-Programmable Logic and Applications, 2000, pp. 19-28.
14. SiberCore Technologies, Inc. SiberCAM Ultra-2M SCT2000, 2002. Product Brief.
15. H. Shimonishi and T. Murase, "A network processor for flexible QoS control in very high-speed line interfaces," in Proc. IEEE Workshop on High Performance Switching and Routing, 2001, pp. 402-406.
16. N. Shalaby, L. Peterson, A. Bavier, Y. Gottlieb, S. Karlin, A. Nakao, X. Qie, T. Spalink, and M. Wawrzoniak, "Extensible routers for active networks," in Proc. DARPA Active Networks Conf., 2002, pp. 92-106.