Latency reduction in optical interconnects using short optical pulses

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 9, Issue 2, 2003, Pages 410-418

  Agarwal, Diwakar ^a   Keeler, Gordon A ^a   Debaes, Christof ^b   Nelson, Bianca E ^a   Helman, Noah C ^a   Miller, David A B ^a  

^a STANFORD UNIVERSITY   (United States)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

Complementary metal oxide semiconductor (CMOS) integrated circuits; Integrating receivers; Latency; Multiple quantum well (MQW) modulator; Optical interconnects; Short optical pulses; Totem pole diode pair; Trans impedance receivers

Indexed keywords

CMOS INTEGRATED CIRCUITS; LASER PULSES; MODULATORS; SEMICONDUCTOR LASERS; SEMICONDUCTOR QUANTUM WELLS; SIGNAL RECEIVERS;

ELECTRICAL INTERCONNECTS; GLOBAL ON-CHIP COMMUNICATION; LATENCY REDUCTION; MULTIPLE QUANTUM WELL MODULATOR; SHORT OPTICAL PULSES; TOTEM-POLE DIODE PAIR; TRANSIMPEDANCE RECEIVERS;

OPTICAL INTERCONNECTS;

EID: 0242577436     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSTQE.2003.813309     Document Type: Article

References (27)

1. K. Goossen, J. Walker, L. D'Asaro, S. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Bacon, D. Dahringer, L. Chirovsky, A. Lentine, and D. Miller, "GaAs MQW modulators integrated with silicon CMOS," IEEE Photon. Technol. Lett., vol. 7, pp. 360-362, Apr. 1995.
2. R. Pu, C. Duan, and C. Wilmsen, "Hybrid integration of VCSEL's to CMOS integrated circuits," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 201-208, Mar. 1999.
3. "The International Technology Roadmap for Semiconductors (2001 Edition),".
4. D. Miller, "Rationale and challenges for optical interconnects to electronic chips," Proc. IEEE, vol. 88, pp. 728-749, June 2000.
5. M. Horowitz, C. Yang, and S. Sidiropoulos, "High-speed electrical signaling: Overview and limitations," IEEE Micro, vol. 18, pp. 12-24, Jan. 1998.
6. A. Deutsch, P. Coteus, G. Kopcsay, H. Smith, C. Surovic, B. Krauter, D. Edelstein, and P. Restle, "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, vol. 89, pp. 529-555, Apr. 2001.
7. A. Krishnamoorthy and D. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 55-76, Apr. 1996.
8. J. Dambre, H. Van Marck, and J. Van Campenhout, "Quantifying the impact of optical interconnect latency on the performance of optoelectronic FPGAs," in Proc. 6th Int. Conf. Parallel Interconnects, Oct. 1999, pp. 91-97.
9. J. Collet, D. Litaize, J. VanCampenhout, C. Jesshope, M. Desmulliez, H. Thienpont, J. Goodman, and A. Louri, "Architectural approach to the role of optics in monoprocessor and multiprocessor machines," Appl. Opt., vol. 39, pp. 671-682, Feb. 2000.
10. H. Neefs, P. Van Heuven, and J. Van Campenhout, "Latency requirements of optical interconnects at different memory hierarchy levels of a computer system," in Proc. SPIE Optics Computing, vol. 3490, 1998, pp. 552-555.
11. E. Kyriakis-Bitzaros, N. Haralabidis, Y. Moisiadis, M. Lagadas, A. Georgakilas, and G. Halkias, "Comparison of the signal latency in optical and electrical interconnections for interchip links," Opt. Eng., vol. 40, pp. 144-146, Jan. 2001.
12. D. Cutrer and K. Lau, "Ultralow power optical interconnect with zero-biased, ultralow threshold laser-how low a threshold is low enough?," IEEE Photon. Technol. Lett., vol. 7, pp. 4-6, Jan. 1995.
13. K. Tamura, "Short pulse lasers and their applications to optical communications," in Proc. 12th Annu. Meeting IEEE Lasers and Electro-Optics Society, vol. 2, 1999, pp. 537-538.
14. G. Keeler, B. Nelson, D. Agarwal, and D. Miller, "Skew and jitter removal using short optical pulses for optical interconnection," IEEE Photon. Technol. Lett., vol. 12, pp. 1041-1135, June 2000.
15. G. Keeler, D. Agarwal, B. Nelson, N. Helman, and D. Miller, "Performance enhancement of an optical interconnect using short pulses from a modelocked diode laser," in Proc. Conf. Lasers and Electro-Optic Society, May 2002, p. 163.
16. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
17. C. Debaes, D. Agarwal, A. Bhatnagar, H. Thienpont, and D. Miller, "High-impedance high-frequency silicon detector response for precise receiverless optical clock injection," in Proc. SPIE, vol. 4654, 2002, pp. 78-88.
18. B. Nelson, G. Keeler, D. Agarwal, N. Helman, and D. Miller, "Demonstration of a wavelength division multiplexed chip-to-chip optical interconnect," in Proc. Conf. Lasers Electro-Optic Society, May 2002, pp. 163-164.
19. G. Boyd, D. Miller, D. Chemla, S. McCall, A. Gossard, and J. English, "Multiple quantum well reflection modulator," Appl. Phys. Lett., vol. 50, pp. 1119-1121, Apr. 1987.
20. B. Cherkauer and E. Friedman, "A unified design methodology for CMOS tapered buffers," IEEE Trans. VLSI Syst., vol. 3, pp. 99-111, Mar. 1995.
21. E. Kyriakis-Bitzaros, N. Haralabidis, M. Lagadas, A. Georgakilas, Y. Moisiadis, and G. Halkias, "Realistic end-to-end simulation of the optoelectronic links and comparison with the electrical interconnections for system-on-chip applications," J. Lightwave Technol., vol. 19, pp. 1532-1542, Oct. 2001.
22. A. Krishnamoorthy, T. Woodward, R. Novotny, K. Goossen, J. Walker, A. Lentine, L. D'Asaro, S. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. Chirovsky, G. Aplin, R. Rozier, F. Kiamilev, and D. Miller, "Ring oscillators with optical and electrical readout based on hybrid GaAs MQW modulators bonded to 0.8 um silicon VLSI circuits," Electron. Lett., vol. 31, 1917-1918, Oct. 1995.
23. T. Woodward, A. Krishnamoorthy, A. Lentine, and L. Chirovsky, "Optical receivers for optoelectronic VLSI," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 106-116, Apr. 1996.
24. M. Forbes, "Electronic design issues in high-bandwidth parallel optical interfaces to VLSI circuits," Ph.D. dissertation, Heriot-Watt Univ., Edinburgh, U.K., Mar. 1999.
25. D. Agarwal and D. Miller, "Latency in short pulse based optical interconnects," in PROC. 14th Annual Meeting IEEE Lasers and Electro-Optics Society, vol. 2, 2001, pp. 812-813.
26. G. Keeler, D. Agarwal, C. Debaes, B. Nelson, C. Helman, H. Thienpont, and D. Miller, "Optical pump-probe measurements of the latency of silicon CMOS optical interconnects," IEEE Photon. Technol. Lett., vol. 14, pp. 1214-1216, Aug. 2002.
27. J. Weiland, H. Melchior, M. Kearley, C. Morris, A. Moseley, M. Goodwin, and R. Goodfellow, "Optical receiver array in silicon bipolar technology with selfaligned, low parasitic III/V detectors for DC-1 Gbit/s parallel links," Electron. Lett., vol. 27, pp. 2211-2213, Nov. 1991.