Novel Transient Fault Hardened Static Latch

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 886-892

  Omaña, Martin ^a   Rossi, Daniele ^a   Metra, Cecilia ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COSMIC RAYS; ELECTRIC INVERTERS; TRANSIENTS;

TRANSIENT FAULTS (TF);

MICROELECTRONICS;

EID: 0142153682     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. H. Cha and J. H. Patel. A logic-level model for α-particle hits in cmos circuits. Proc. of IEEE Int. Conf. On Computer Design, pages 538 - 542, 1993.
2. A. Dharchoudhury, S. M. Kang, H. Cha, and J. H. Patel. Fast timing simulation of transient faults in digital circuits. Proc. of IEEE Int. Conf. On Computer Aided Design, pages 719 - 726, 1994.
3. C. M. Hsieh, P. C. Murley, and R. R. O'Brien. Collection of charge from alpha-particle tracks in silicon devices. IEEE Trans. on Electron Devices, ED-30:686 - 693, 1983.
4. S. Kang and D. Chu. Cmos circuit design for the prevention of single event upset. Proc. of IEEE Int. Conf. On Computer Design, pages 385 - 388, October 1986.
5. T. Karnik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar. Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18μ. Symp. VLSI Circuits, Dig. Tech. Papers, pages 61 - 62, 2001.
6. D. G. Mavis and P. H. Eaton. Soft error rate mitigation techniques for modern microcircuits. IEEE Int. Symp. on Reliability Physics, 2002.
7. P. Mazunder. An on-chip ecc for correcting soft errors in drams with trench capacitors. IEEE Journal of Solid-State Circuits, 27:1623 - 1633, November 1992.
8. G. C. Messenger. Collection of charge on junction nodes from ion tracks. IEEE Trans. Nucl. Sci., NS-29(6):2024 - 2031, December 1982.
9. F. Moll and A. Rubio, Methodology of Detection of Spurious Signals in VLSI Circuits. In Proc. of Eur. Design and Test Conf., pages 491 - 496, 1993.
10. T. Monnier, F. M. Roche, J. Cosculluela, and R. Velazco. Seu testing of a novel hardened register implemented using standard cmos technology. IEEE Trans. Nucl. Sci., 46(6), December 1999.
11. N. Seifert, X. Zhu, D. Moyer, R. Mueller, R. Hokinson, N. Leland, and M. Shade. Frequency dependence of soft error rates for sub-micron cmos tecnologies. IEDM Int. Technical Digest on Electron Devices, pages 14.4.1 - 14.4.4, 2001.
12. H. Shin. Modeling of alpha-particle-induced soft error rate in dram. IEEE Trans. on Electron Devices, 46(9), September 1999.
13. Y. Tosaka, H. Kanata, T. Itakura, and S. Satoh. Simulation technologies for cosmic ray neutron-induced soft errors: Models and simulation systems. IEEE Trans. Nucl. Sci., 46(3), June 1999.
14. T. Toyabe, T. Shinoda, M. Aoki, H. Kawamoto, K. Mitsusada, T. Masuhara, and S. Asai. A soft error rate model for mos dynamic ram's. IEEE Journal of Solid-State Circuits, SC-17:362 - 367, April 1982.
15. N. H. E. Weste and K. Eshraghian. Principles of CMOS VLSI Design. Addison Wesley, 1994.
16. F. L. Yang and R. A. Saleh. Simulation and analysis of transient faults in digital circuits. IEEE J. of Solid State Circuit, 27(3):258 - 264, March 1992.