Run-time support for dynamically reconfigurable computing systems

Journal of Systems Architecture

Volumn 49, Issue 4-6, 2003, Pages 267-281

  Edwards, Martyn ^a   Green, Peter ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

FPGA systems; Real time operating system; Reconfigurable computing; Run time configuration

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE COMPRESSION; REAL TIME SYSTEMS;

RECONFIGURABLE COMPUTING;

COMPUTER SCIENCE;

EID: 0141963412     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(03)00068-7     Document Type: Article

References (29)

1. DeHon A. The density advantage of configurable computing. IEEE Computer. (April):2000;41-49.
2. Green P.N., Edwards M.D. Object oriented development methods for reconfigurable embedded systems. IEE Proceedings: Computers and Digital Techniques. 147(3):2000;153-158.
3. F.J. Kurdahi, N. Bagherzadeh, P. Athanas, J.L. Munoz (Guest Editors), Introduction: Configurable Computing, IEEE Design and Test of Computers, January, 2000.
4. A.M.S. Adario, E.L. Roehe, S. Bampi, Dynamically reconfigurable architecture for image processing applications, in: Proceedings of the 36th DAC, 1999.
5. Compton K., Hauck S. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys. 34(2):2002;171-210.
6. Bondalapati K., Prasanna V.K. Reconfigurable computing systems. Proceedings of the IEEE. 90(7):2002;1201-1217.
7. E. Caspi, A. DeHon, J. Wawrzynek, A streaming multi-threaded model, in: Proceedings of the Third Workshop on Media and Stream processors, in conjunction with MICRO-34, 2001.
8. Y. Markovskiy, E. Caspi, R. Huang, J. Yeh, M. Chu, J. Wawrzynek, A. DeHon, Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine, in: Proceedings of FPGA'02, 2002.
9. D.I. Lehn, R.D. Hudson, P.M. Athanas, Framework for architecture-independent run-time reconfigurable applications, in: SPIE Proceedings, November, 2002.
10. P. Bellows, B. Hutchings, JHDL - An HDL for reconfigurable systems, in: Proceedings of FPGAs for Custom Computing Machines, 1998.
11. T. Bapty, S. Neema, J. Scott, J. Sztipanovits, S. Asaad, Model-integrated tools for the design of dynamically reconfigurable systems, Technical Report #ISIS-99-01, Institute for Software-Integrated Systems, Vanderbilt University, 2000.
12. J. Scott, S. Neema, T. Bapty, Hardware/software runtime environment for dynamically reconfigurable systems, Technical Report #ISIS-2000-06, Institute for Software-Integrated Systems, Vanderbilt University, 2001.
13. Eisenring M., Platzner M. A framework for run-time reconfigurable systems. Journal of Supercomputing. 21:2002;145-159.
14. ARM Development Board ARM7TDMI Version, ARM, 1997.
15. XC6200 Field Programmable Gate Arrays, Xilinx, Inc., 1997.
16. Compton K., Li Z., Cooley J., Knol S., Hauck S. Configuration relocation and defragmentation for run-time reconfigurable computing. IEEE Transactions on VLSI. 90(3):2002;209-220.
17. Virtex Field Programmable Arrays Data Sheet, Xilinx Inc., 2002.
18. eCOS RTOS: http://sources.redhat.com/ecos/ (March 2003).
19. Booch G., Rumbaugh J., Jacobson I. The Unified Modelling Language User Guide. 1999;Addison-Wesley, Reading, MA.
20. M. Stewart, L. Bubb, A. Taylor, J. Yates, K. Rees, C. Pimlott, Dynamically Reconfigurable Computing, Final Report, Department of Computation, UMIST, 2000.
21. S. Kumar, L. Pires, S. Ponnuswamy, C. Nanavati, J. Golusky, M. Vojta, S. Wadi, D. Pandalai, H. Spaanenburg, A benchmark suite for evaluating configurable computing systems - status, reflections, and future directions, in: Proceedings of the Eighth International Symposium on FPGAs, 2000.
22. M. Vakondios, A Run-Time Support System for Dynamically Reconfigurable FPGAs, MPhil Thesis, Department of Computation, UMIST, 2002.
23. P. Green, M. Vakondios, M. Edwards, An evaluation of an FPGA run-time support system, in: Proceedings of EUROMICRO Symposium on Digital System Design, 2002.
24. Virtex Series Configuration Architecture User Guide, XAPP 151 (v1.4), Xilinx Inc., 2000.
25. Two Flows for Partial reconfiguration: Module Based or Small Bit Manipulations, XAPP 290 (v1.0), Xilinx Inc., 2002.
26. Goldstein S.C., Schmit H., Budiu M., Cadambi S., Moe M., Taylor R.R. Piperench: a reconfigurable architecture and compiler. IEEE Computer. (April):2000;70-77.
27. RC1000-PP Reference Manuals, Celoxica, 2001.
28. JBits: www-unix.ecs.umass.edu/~rramaswa/jbits/jbits.html (December 2002).
29. Lan Su, Dynamically Reconfigurable Computing, First Year PhD Report, Department of Computation, UMIST, 2002.