An SRAM Design Using Dual Threshold Voltage Transistors and Low-Power Quenchers

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 10, 2003, Pages 1712-1720

  Wang, Chua Chin ^a   Lee, Po Ming ^a   Chen, Kuo Long ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

CMOS; Dual threshold voltage; Quenchers; SRAM

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MOSFET DEVICES; THRESHOLD VOLTAGE; TRANSISTORS;

QUENCHERS;

STATIC RANDOM ACCESS STORAGE;

EID: 0141920412     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.817254     Document Type: Article

References (14)

1. B. Prince, Semiconductor Memories. New York: Wiley, 1991.
2. K. Takeda, Y. Aimoto, N. Nakamura, H. Toyoshima, T. Iwasaki, K. Noda, K. Matsui, S. Itoh, S. Masuoka, T. Horiushi, A. Nakagawa, K. Shimogawa, and H. Takahashi, "A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro, " IEEE J. Solid-State Circuits, vol. 35, pp. 1631-1640, Nov. 2000.
3. S.-M. Yoo, J. M. Han, E. Hag, S. S. Yoon, S.-J. Jeong, B. C. Kim, J.-H. Lee, T.-S. Jang, H.-D. Kim, C. J. Park, D. H. Seo, C. S. Choi, S.-I. Cho, and C. G. Hwang, "A 256 M DRAM with simplified register control for low power self refresh and rapid burn-in," in Symp. VLSI Circuits Dig. Tech. Papers, 1994, pp. 85-86.
4. T, boosted storage node and dynamic load," in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 132-133.
5. K. Ohhata, Y. Sakurai, H. Nambu, K. Kanetani, Y. Idei, T. Hiramoto, N. Tamba, K. Yamaguchi, M. Odaka, K. Watanabe, T. Ikeda, and N. Homma, "Noise reduction techniques for an ECL-CMOS RAM with a 2 ns write cycle time," in Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting, Oct. 1992, pp. 174-177.
6. M. Horiuchi, T. Sakata, and S. Kimura, "Suppression of bitline-induced disturbance in SOI DRAM/SRAM cells by bipolar embedded source structure (BESS)," in Symp. VLSI Technology Dig. Tech. Papers, June 1997, pp. 157-158.
7. A. Bellaouar and M. I. Elmasry, Low-Power Digital VLSI Design Circuits and Systems. Reading, MA: Kluwer, 1995, pp. 63-90.
8. T. Ooishi, M. Asakura, S. Tomishima, H. Hidaka, K. Arimoto. and K. Fujishima, "A well-synchronized sening/equalizing method for sub-1.0-V operating advanced DRAMs," IEEE J. Solid-State Circuits, vol. 29, pp. 432-440, Apr. 1994.
9. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS - Circuit Design, Layout, and Simulation. Piscataway, NJ: IEEE Press, 1998.
10. M5M5W816TP-70HI data sheet, Mitsubishi Electric and Electronics USA, Inc., Cypress, CA, 1996.
11. (2001) High-Speed SRAM. Hitachi Ltd., Japan. [Online]. Available: http://www.hitachisemiconductor.com/sic/jsp/japan/eng/products/memory/ sram_high_speed.html
12. (2001) IMS 200. Integrated Measurement Systems, Inc, Beaverton, OR. [Online]. Available: http://www.ims.com/html/engineering_test_stations.html
13. K. Ando, K. Higeta, Y. Fujimura, K. Mori, M. Nakayama, H. Nambu, K. Miyamoto, and K. Yamaguchi, "A 0.9-ns-access, 700-MHz SRAM macro using a configurable organization technique with an automatic timing adjuster," in Symp. VLSI Circuits Dig. Tech. Papers, 1998, pp. 182-183.
14. T. Miwa, J. Yamada, H. Koike, T. Nakura, T. Kobayashi, N. Kasai, and H. Toyoshima, "A 512 kbit low-voltage NV-SRAM with the size of a conventional SRAM," in Symp. VLSI Circuits Dig. Tech. Papers, 2001, pp. 129-132.