Modified approach to automata state encoding for LUT FPGA implementation

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 196-199

  Lemberski, I ^a  

^a TRANSPORT AND TELECOMMUNICATION INSTITUTE   (Latvia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; ENCODING (SYMBOLS); FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MERGING; STATE ASSIGNMENT;

CPU TIME; ENCODING METHODS; FPGA IMPLEMENTATIONS; SEQUENTIAL LOGIC; SIMPLIFIED PROCEDURE; STATE ENCODING; STATE VARIABLES;

SIGNAL ENCODING;

EID: 0141873665     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711798     Document Type: Conference Paper

References (11)

1. Burgun, L., Dictus, N., Prado Lopes, E., Sazwary, C., A Unified Approach for FSM Synthesis on FPGA Architecture - EUROMICR0'94, Liverpool, UK, Sept., 1994, pp. 660-668
2. Grass, W., Lemberski, I., Support-Based State Encoding Targeting FSM Optimal LUT FPGA Implementation. - IWLAS'97, Grenoble, France, 1997, pp. 97-104.
3. Jozwiak, L.: Genetic Algorithm for Input Support Minimization, ICCIMA'98-International Conference on Computational Intelligence and Multimedia Applications, Melbourne, Australia, Feb.9-11, 1998, pp. 765-772
4. Jozwiak, L., Information Relationships and Measures: An Analysis Apparatus for Efficient Information System Synthesis. - EUROMICR0'97, Budapest, Hungary, Sept. 1-4, 1997, pp. 13-23.
5. Jozwiak, L., Konieczny, P.: Input Support minimization for Efficient PLD and FPGA Synthesis. - IWLAS'96, Grenoble, France, Dec.16-18, 1996, pp. 30-37.
6. Lin, B., Newton, A.: Synthesis of Multi-Level Logic from Symbolic High-Level Description Languages. - Proc. Int. Conf. on VLSI, August, 1989, pp 187-196.
7. Murgai, R: Brayton, R.K.: Sangiovanni- Vincentelli, A.: Sequential Synthesis for Table Look Up Programmable Gate Arrays - Proc. 30th DAC, pp. 224-229.
8. Schlag, M., Chan P.K., Kong J.: Empirical Evaluation of Multilevel Logic Minimization Tools for an FPGA Technology - Int. Workshop on Field Progninmable Logic and Applications, Oxford, UK, 1991.
9. Sentovicli, E.M., et al.: SIS: A System for Sequential Circuit Synthesis. - Electronic Research Laboratory. Memorandum No. UCB/ERL M 92/41, 45 pp.
10. Villa, T., Sangiovanni-Vincentelli, A.: NOVA - State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation - IEEE Trans. CAD, vol. 9, No. 9, Sept., 1990, pp. 905-924.
11. Yang, S., Ciesielski, M.J. - Optimum and Suboptimum Algorithms for Input Encoding and Its Relationship to Logic Minimization-IEEE Trans. CAD, vol. 10, No. 1, Jan., 1991, pp.4-12.