Multi-level fault injections in VHDL descriptions: Alternative approaches and experiments

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 19, Issue 5, 2003, Pages 559-575

  Leveugle, R ^a   Hadjiat, K ^a  

^a TIMA LABORATORY   (France)

Author keywords

Dependability analysis; Digital circuits; Fault injection; VHDL; VLSI design

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; HIGH LEVEL LANGUAGES; PROBABILITY; TABLE LOOKUP; VLSI CIRCUITS;

DEPENDABILITY ANALYSIS; SOFTWARE PACKAGE SIMEXPRESS; TRANSIENT FAULT INJECTION; VERY HIGH DESCRIPTION LANGUAGE;

INTEGRATED CIRCUIT TESTING;

EID: 0141630235     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1025178014797     Document Type: Article

References (37)

1. J. Abke, E. Böhl, and C. Henno, "Emulation Based Real Time Testing of Automotive Applications," in 4th IEEE International On-Line Testing Workshop, Capri, Italy, July 6-8, 1998, pp. 28-31.
2. A. Ademaj, P. Grillinger, P. Herout, and J. Hlavicka, "Fault Tolerance Evaluation Using Two Software Based Fault Injection Methods," in 8th IEEE International On-Line Testing Workshop, Isle of Bendor, France, July 8-10, 2002, pp. 21-25.
3. G. Al Hayek and C. Robach, "From Specification Validation to Hardware Testing: A Unified Method," in International Test Conference (ITC), 1996, pp. 885-893.
4. G. Al Hayek and C. Robach, "From Design Validation to Hardware Testing: A Unified Approach," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 14, pp. 133-140, 1999.
5. L. Antoni, R. Leveugle, and B. Fehér, "Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes," in The IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, Yamanashi, Japan, Oct. 25-27, 2000, IEEE Computer Society Press, 2000, pp. 405-413.
6. L. Antoni, R. Leveugle, and B. Fehér, "Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes," The 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Vancouver, Canada, Nov. 6-8, 2002, Los Alamitos, CA: IEEE Computer Society Press, 2002, pp. 242-249.
7. L. Berrojo, I. Gonzalez, F. Corno, M. Sonza-Reorda, G. Squillero, L. Entrena, and C. Lopez, "New Techniques for Speeding Up Fault-Injection Campaigns," in Design, Automation and Test in Europe Conference (DATE), March 4-8, 2002, pp. 847-852.
8. E. Böhl, W. Harter, and M. Trunzer, "Real Time Effect Testing of Processor Faults," in 5th IEEE International On-Line Testing Workshop, Rhodes, Greece, July 5-7, 1999, pp. 39-43.
9. J. Boué, P. Pétillon, and Y. Crouzet, "MEFISTO-L: A VHDL-Based Fault Injection Tool for the Experimental Assessment of Fault Tolerance," in 28th Symposium on Fault-Tolerant Computing (FTCS), 1998, pp. 168-173.
10. G.C. Cardarilli, F. Kaddour, A. Leandri, M. Ottavi, S. Pontarelli, and R. Velazco, "Bit-Flip Injection in Processor-Based Architectures: A Case Study," in 8th IEEE International On-Line Testing Workshop, Isle of Bendor, France, July 8-10, 2002, pp. 117-127.
11. K.-T. Cheng, S.-Y. Huang, and W.-J. Dai, "Fault Emulation: A New Methodology for Fault Grading," IEEE Transactions on Computer-Aided Design, vol. 18, no. 10, 1999, pp. 1487-1495.
12. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante, "Exploiting FPGA for Accelerating Fault Injection Experiments," in 7th IEEE International On-Line Testing Workshop, Taormina, Italy, July 9-11, 2001, pp. 9-13.
13. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and A. Violante, "Exploiting FPGA-Based Techniques for Fault Injection Campaigns on VLSI Circuits," in The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 24-26, 2001, Los Alamitos, CA: IEEE Computer Society Press, 2001, pp. 250-258.
14. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and A. Violante, "FPGA-Based Fault Injection for Microprocessor Systems," in Asian Test Symposium, Nov. 2001, pp. 304-309.
15. T.A. Delong, B.W. Johnson, and J.A. Profeta III, "A Fault Injection Technique for VHDL Behavioral-Level Models," IEEE Design & Test of Computers, vol. 13, Winter 1996, pp. 24-33.
16. R.O. Duarte, I. Alzaher Noufal, and M. Nicolaidis, "A CAD Framework Foe Efficient Self-Checking Data Path Design," in 3rd IEEE Int. On-Line Testing Workshop, Aghia Pelaghia headland, Crete, Greece, July 7-9, 1997, pp. 28-35.
17. I. Gonzalez and L. Berrojo, "Supporting Fault Tolerance in an Industrial Environment: The AMATISTA Approach," in 7th IEEE Int. On-Line Testing Workshop, July 2001, pp. 178-183.
18. J. Gracia, J.C. Baraza, D. Gil, and P.J. Gil, "Comparison and Application of Different VHDL-Based Fault Injection Techniques," in The IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 24-26, 2001, IEEE Computer Society Press, 2001, pp. 233-241.
19. U. Gunneflo, J. Karlsson, and J. Torin, "Evaluation of Error Detection Schemes Using Fault Injection by Heavy-Ion Radiation," in 19th Symposium on Fault-Tolerant Computing (FTCS), 1989, pp. 340-347.
20. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault Injection into VHDL Models: The MEFISTO Tool," in 24th Symposium on Fault-Tolerant Computing (FTCS), 1994, pp. 66-75.
21. G.A. Kanawati, N.A. Kanawati, and J.A. Abraham, "FERRARI: A Tool for the Validation of System Dependability Properties," in 22nd Symposium on Fault-Tolerant Computing (FTCS), 1992, pp. 336-344.
22. J. Karlsson, U. Gunneflo, P. Líden, and J. Torin, "Two Fault Injection Techniques for Test of Fault Handling Mechanisms," in International Test Conference (ITC), 1991, pp. 140-149.
23. R. Leveugle, "Behavior Modeling of Faulty Complex VLSIs: Why and How?," in The Baltic Electronics Conference, Tallin, Estonia, Oct. 7-9, 1998, pp. 191-194.
24. R. Leveugle, "Towards Modeling for Dependability of Complex Integrated Circuits," in 5th IEEE Int. On-Line Testing Workshop, Rhodes, Greece, July 5-7, 1999, pp. 194-198.
25. R. Leveugle, "Fault Injection in VHDL Descriptions and Emulation," in The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Yamanashi, Japan, Oct. 25-27, 2000, Los Alamitos, CA: IEEE Computer Society Press, 2000, pp. 414-419.
26. R. Leveugle, "A Low-Cost Hardware Approach to Dependability Validation of IPs," in The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 24-26, 2001, Los Alamitos, CA: IEEE Computer Society Press, 2001, pp. 242-249.
27. R. Leveugle, "Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance," in Design, Automation and Test in Europe Conference (DATE), March 4-8, 2002, pp. 837-841.
28. R. Leveugle and K. Hadjiat, "Optimized Generation of VHDL Mutants for Injection of Transition Errors," in 13th Symposium on Integrated Circuits and Systems Design (SBCC12000), Manaus, Brazil, Sept. 18-24, 2000, pp. 243-248.
29. A. Manzone and D. De Constantini, "Fault Tolerant Insertion and Verification: A Case Study," in 8th IEEE International On-Line Testing Workshop, Isle of Bendor, France, July 8-10, 2002, pp. 238-242.
30. T. Michel, R. Leveugle, G. Saucier, R. Doucet, and P. Chapier, "Taking Advantage of ASICs to Improve Dependability with Very Low Overheads," in ED&TC, 1994, pp. 14-18.
31. B. Parrotta, M. Rebaudengo, M. Sonza-Reorda, and M. Violante, "New Techniques for Accelerating Fault Injection in VHDL Descriptions," in 6th IEEE Int. On-Line Testing Workshop, Palma de Mallorca, Spain, July 3-5, 2000, pp. 61-66.
32. J.R. Samson, W. Moreno, and F. Falquez, "Validating Fault Tolerance Designs Using Laser Fault Injection," in The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Paris, France, Oct. 20-22, 1997, Los Alamitos, CA: IEEE Computer Society Press, 1997, pp. 175-183.
33. S. Svensson and J. Karlsson, "Dependability Evaluation of the THOR Microprocessor Using Simulation-Based Fault Injection," Technical Report No. 295, Chalmers University of Technology, Department of Computer Engineering, Sweden, November, 1997.
34. N.A. Touba and E.J. McClusley, "Logic Synthesis of Multilevel Circuits with Concurrent Error Detection," IEEE Transactions on Computer-Aided Design, vol. 16, no. 7, July 1997, pp. 783-789.
35. F. Vargas, A. Amory, and R. Velazco, "Estimating Circuit Fault-Tolerance by Means of Transient-Fault Injection in VHDL," in 6th IEEE International On-Line Testing Workshop, Palma de Mallorca, Spain, July 3-5, 2000, pp. 67-72.
36. R. Velazco, R. Leveugle, and O. Calvo, "Upset-Like Fault Injection in VHDL Descriptions: A Method and Preliminary Results," in The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, California, USA, Oct. 24-26, 2001, Los Alamitos, CA: IEEE Computer Society Press, 2001, pp. 259-267.
37. R.W. Wieler, Z. Zhang, and R.D. McLeod, "Emulating Static Faults Using a Xilinx Based Emulator," in IEEE Symp. FPGAs for Custom Computing Machines, Feb. 1995, pp. 110-115.