Local watermarks: Methodology and application to behavioral synthesis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 9, 2003, Pages 1277-1284

  Kirovski, Darko ^a   Potkonjak, Miodrag ^b  

^a MICROSOFT RESEARCH   (United States)

^b University of California   (United States)

Author keywords

Behavioral synthesis; Intellectual property protection; Operation scheduling; Template matching; Watermarking

Indexed keywords

DESIGN FOR TESTABILITY; DIGITAL WATERMARKING; GLOBAL OPTIMIZATION; INTEGRATED CIRCUIT LAYOUT; SCHEDULING;

INTELLECTUAL PROPERTY PROTECTION; LOCAL WATERMARKS; TEMPLATE MATCHING;

COMPUTER AIDED NETWORK ANALYSIS;

EID: 0141517673     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.816208     Document Type: Article

References (22)

1. A. Kahng, J. Lach, W. Mangione-Smith, S. Mantik, I. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Watermarking techniques for intellectual property protection," in Proc. Design Automation Conf., 1998, pp. 776-781.
2. A. Kahng, S. Mantik, I. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, "Robust IP watermarking methodologies for physical design," in Proc. Design Automation Conf., 1998, pp. 782-787.
3. D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong, "Intellectual property protection of combinational logic synthesis solutions," in Proc. Int. Conf. Computer-Aided Design, 1998, pp. 194-198.
4. J. Lach, W. Mangione-Smith, and M. Potkonjak, "Fingerprinting digital circuits on programmable hardware," in Proc. Workshop Inform. Hiding, 1998, pp. 16-31.
5. G. Qu and M. Potkonjak, "Analysis of watermarking techniques for graph coloring problem," in Proc. Int. Conf. Computer-Aided Design, 1998, pp. 190-193.
6. D. Kirovski and M. Potkonjak, "Intellectual property protection using watermarking partial scan chains for sequential logic test generation," in Proc. High Level Design, Test Verification, 1998.
7. (1998). Take Apart Everything Under the Sun, Inc., Colorado Springs, CO. [Online]. Available: http://www.taeus.com
8. E. Lee and D. Messerschmitt, "Synchronous dataflow," Proc. IEEE, vol. 75, pp. 1235-1245, 1987.
9. J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of data path intensive architectures," IEEE Design Test Comput., vol. 8, pp. 40-51, June 1991.
10. R. Anderson and M. Kuhn, "Tamper resistance - A cautionary note," in Proc. Usenix Workshop Electron. Commerce, 1996, pp. 1-11.
11. ____, "Low cost attacks on tamper resistant devices," in Proc. Security Protocols Workshop, 1997, pp. 7-9.
12. J. Kumagai, "Chip detectives [reverse engineering]," IEEE Spectrum, vol. 37, pp. 43-48, Nov. 2000.
13. P. Gutmann, "Secure deletion of data from magnetic and solid-state memory," in Proc. USENIX Security Symp., 1996, pp. 77-89.
14. P. Paulin and J. Knight, "Force-directed scheduling for the behavioral synthesis of ASIC's," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
15. C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu, "A formal approach to the scheduling problem in high level synthesis," IEEE Trans. Computer-Aided Design, vol. 10, pp. 464-475, Apr. 1991.
16. A. Menezes, P. van Oorschot, and S. Vanstone, Handbook of Applied Cryptography Boca Raton, FL, 1997.
17. M. Corazao, M. Khalaf, L. Guerra, M. Potkonjak, and J. Rabaey, "Performance optimization using template mapping for datapath-intensive high-level synthesis," IEEE Trans. Computer-Aided Design, vol. 15, pp. 877-888, Aug. 1996.
18. W. Guerts, F. Catthoor, and H. De Man, "Time constrained allocation and assignment techniques for high throughput signal processing," in Proc. Design Automation Conf., 1992, pp. 124-127.
19. D. Rao and F. Kurdahi, "Partitioning by regularity extraction," in Proc. Design Automation Conf., 1992, pp. 235-238.
20. C. Lee, M. Potkonjak, and W. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarchitect., 1997, pp. 330-335.
21. C. Lee, J. Kin, M. Potkonjak, and W. Mangione-Smith, "Media architecture: General purpose vs. multiple application specific programmable processor," in Proc. Deisgn Automation Conf., 1998, pp. 321-326.
22. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu, "Impact: An architectural framework for multiple-instruction-issue processors," Comput. Architect. News, vol. 19, no. 3, pp. 266-275, 1991.