Characterization of intensity-coded multivalued logic circuit implementation

Optical Engineering

Volumn 38, Issue 1-3, 1999, Pages 508-513

  Iftekharuddin, Khan M ^a   Awwal, Abdul Ahad S ^b   Chowdhury, Arshad M ^b  

^a North Dakota State University   (United States)

^b Wright State University   (United States)

Author keywords

Modeling; Multivalued logic; Signal to noise ratio; Threshold logic

Indexed keywords

EID: 0043266313     PISSN: 00913286     EISSN: None     Source Type: Journal    
DOI: 10.1117/1.602128     Document Type: Article

References (19)

1. A. Huang, Y. Tsunida, J. W. Goodman, and S. Ishihara, "Optical computation using residue arithmetic," Appl. Opt. 18, 149-162 (1979).
2. G. Eichmann, Y. Li, and R. R. Alfano, "Optical binary coded ternary arithmetic and logic," Appl. Opt. 25, 3113-3121 (1986).
3. T. T. Dao and D. M. Campbell, "Multiple-valued logic: an implementation," Opt. Eng. 25(1), 14-21 (1986).
4. S. L. Hurst, "Multiple valued logic - its status and its future," IEEE Trans. Comput. C-33, 1160-1179 (1984).
5. A. Tai, I. Cindrich, J. R. Fienup, and C. C. Aleksoff, "Optical residue arithmetic computer with programmable computation modules," Appl. Opt. 18, 2812-2823 (1979).
6. A. Avizienis, "Signed-digit number representation for fast parallel arithmetic," IRE Trans. Electron. Comput. EC-10, 389-400 (1961).
7. B. L. Drake, R. P. Bocker, M. E. Lasher, R. H. Petterson, and W. J. Miceli, "Photonic computing using modified signed-digit number representation," Opt. Eng. 25(1), 38-43 (1986).
8. C. W. Stirk, "Bit error rate optical logic: fan-in, threshold, and contrast," Appl. Opt. 31, 5632-5641 (1992).
9. B. Ha and Y. Li, "Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor," Appl. Opt. 33, 3647-3662 (1994).
10. E. L. Post, "Introduction to a general theory of elementary propositions," Am. J. Math. 43, 163-185 (1921).
11. J. C. Muzio and T. C. Wesselkamper, Multiple-Valued Switching Theory, Adam Hilger, Bristol (1986).
12. S. L. Hurst, "Multiple-valued threshold logic: its status and its realization," Opt. Eng. 25(1), 44-56 (1986).
13. R. J. Barton III, T. O. Walker III, and D. J. Fouts, "A CMOS current-mode full adder cell for multi-valued logic VLSI," Department of Electrical and Computer Engineering Report, Naval Postgraduate School, Monterey, CA.
14. R. J. Barton, J. Benson, and K. Conowitch, "Testbench for multiple-valued full adder," ECE/NPS Technical Report, Naval Postgraduate School (1994).
15. A. D. Booth, "A signed binary multiplicalion technique," Q. J. Mech. Appl. Math. 4(2), 236-240 (1951).
16. L. Konreid and G. Z. Vranesic, "Towards the realization of 4 valued CMOS circuits," in Proc. 22nd ISMVL, p. 106 (1992).
17. P. Z. Peebles, Probability, Random Variables, and Random Signal Principles, Chaps. 4 and 5, McGraw-Hill, New York (1987).
18. S. G. Barsell, T. L. Jong, J. F. Walkup, and T. F. Krile, "Noise limitations in optical linear algebra processors," Appl. Opt. 29, 2084-2090 (1990).
19. Y. Li and B. Ha, "How large can an optical matrix-matrix multiplier be constructed?," Proc. SPIE 2240, 132-143 (1995).