System-on-package: A broad perspective from system design to technology development

Microelectronics Reliability

Volumn 43, Issue 8, 2003, Pages 1339-1348

  Zheng, Li Rong ^a   Liu, Johan ^b  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; MICROELECTROMECHANICAL DEVICES; PERSONAL COMPUTERS; TELECOMMUNICATION NETWORKS;

SYSTEM-ON-PACKAGE;

MICROELECTRONICS;

EID: 0043166458     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2714(03)00182-3     Document Type: Conference Paper

References (28)

1. Semiconductor Industrial Association (SIA). International Technology Roadmap for Semiconductors. Available from: http://public.itrs.net, 2001 edition.
2. Liu J, Pamunuwa D, Zheng LR, Tenhunen H. A global wire planning scheme for network-on-chip. In: Proc 2003 International Symposium on Circuits and Systems (ISCAS), Bangkok, Thailand, 25-28 May 2003.
3. Dally WJ, Towles B. Route packets, not wires: on-chip interconnection networks. In: Proc 38th Design Automation Conference, Las Vegas, USA, June 2001.
4. Hemani A, Jantsch A, Kumar S, Postula A, Öberg J, Millberg M, et al. Network on chip: an architecture for billion transistor era. In: Proc IEEE NorChip Conference, Stockholm, Sweden, November 2000. p. 166-73.
5. Jantsch A, Tenhunen H, editors. Networks on chip. Kluwer Academic Publishers; 2003. ISBN 1-4020-7392-5.
6. Banerjee K, Souri SJ, Kapur P. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. In: Proc IEEE, May 2001. p. 602-33.
7. Chang MF, Roychowdhury VP, Zhang LY, Shin H, Qian YX. RF/wireless interconnect for inter- and intra-chip communications. In: Proc IEEE, April 2001. p. 456-66.
8. Miller DAB. On-chip and chip-to-chip optical interconnects - status and prospects. In: Saraswat KC, editor. Interconnect technology beyond the roadmap. SRC/SEMATECH/ MARCO, White Paper, 22 May 1999.
9. Postula A, Hemani A, Tenhunen H. Interconnect centered design methodology for system-on-chip. In: Proc 17th IEEE NORCHIP Conference, Oslo, Norway, November 1999. p. 197-204.
10. Zheng LR, Tenhunen H. Seamless electronic integration for next generation integrated systems. In: Proc Electronics Production and Packaging Technology Conference, Pori, Finland, May 2001. p. 197-202.
11. Gelsinger PP. Microprocessors for the new millennium - challenges, opportunities, and new frontiers. In: Proc 2001 IEEE Int Solid-State Circuits Conference, San Francisco, CA, USA, February 2001.
12. Davis J.A. A stochastic wire-length distribution for gigascale integration (GSI)- I: derivation and validation. IEEE Trans Electron Dev. 45:1998;580-589.
13. Tummala R.R., Madisetti V.K. System on chip or system on package. IEEE Des Test Comput. 16(April-June):1999;48-56.
14. Tai KL. System-in-package (SIP): challenges and opportunities. In: Proc 2000 Asia and South Pacific Design Automation Conference, 2000. p. 191-6.
15. Lim K., Pinel S., Davis M., Sutono A., Lee C.H., Heo D.et al. RF-system-on-package (SOP) for wireless communications. IEEE Microwave Mag. 3(Mar):2002;88-99.
16. Gustafsson K. EPROPER - A national Swedish research and education program for electronics packaging and production. In: Proc 5th Int Academic Conference on Electronic Packaging Education and Training, Dresden, Germany, March 2002. p. 68-76 (Available from: http://www.eproper.sunet.se ).
17. Zheng L.R., Tenhunen H. Single level integrated packaging modules for high performance electronic systems. IEEE Trans. Adv. Packaging. 24:2001;477-485.
18. Zheng L.R., Tenhunen H. Fast modeling of core switching noise on distributed LRC power grid in ULSI circuits. IEEE Trans. Adv. Packaging. 24:2001;245-254.
19. Shen M.G., Zheng L.R., Tenhunen H. Cost and performance analysis for mixed signal implementations: system-on-chip or system-on-package? IEEE Trans. Electron Packaging Manufact. 25:2002;262-272.
20. Duo XZ, Zheng LR, Tenhunen H. Electrical performance analysis of RF/HF packaging towards 60 GHz applications. In: Proc 2002 IEEE High Density Packaging and Component Failure Analysis in Electronics Manufacturing, June 2002. p. 67-72.
21. Wong CP, Tummala R, Morris JE, Liu J, Suga T. 3D molded substrate for MCM applications. US patent disclosure ID No 2257.
22. Kivilahti J, Liu J, Morris JE, Suga T, Wong CP. Panel-size component integration (PCI) with molded liquid crystal polymer (LCP) substrates. In: Proc IEEE 2002 Electronic Component and Technology Conference, San Diego, USA, May 2002. p. 955-61.
23. Zou G, Grönqvist H, Starski P, Liu J. High frequency characteristics of liquid crystal polymer for system in a package application. In: Proc 8th International Advanced Packaging Materials Symposium, 3-6 March 2002. p. 337-4. ISBN: 0-7803-7434-7.
24. Chen L., Crnic M., Lai Z., Liu J. Process development and adhesion behavior of electroless copper on liquid crystal polymer (LCP) for electronic packaging application. IEEE Trans Electron Packaging Manufact. 25(Oct.):2002;273-278.
25. Whalley DC, Liu J. Thermal performance of a system in package design concept. In: Proc 2001 International Conference on Advances in Packaging, Singapore, December 2001. p. 461-7. ISBN 981-04-4638-1.
26. Zhou JM, Wang X, Chen L, Liu J. Modelling of heat transfer for system in package (SIP). In: Proc 2001 international conference on thermal and mechanical simulation and experiments in microelectronics and microsystems, Paris, France, 9-11 April 2001. p. 89-94.
27. Liu W, Danielsson E, Zetterling CM, Östling M. Electro-thermal investigation of high power silicon carbide transistors. In: Proc 2002 IEEE High Density Packaging and Component Failure Analysis in Electronics Manufacturing, June 2002. p. 175-8.
28. Kristiansson M. Life cycle inventory of GaAs materials for SoP applications. Project report in Environmentally Compatible Electronics Production, Division of Electronics Production, Chalmers University of Technology, Sweden, 2002.