Advanced techniques for RTL debugging

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 362-367

  Hsu, Yu Chin ^a   Tabbara, Bassam ^a   Chen, Yirng An ^a   Tsai, Furshing ^a  

^a Novas Software Inc   (United States)

Author keywords

Debug; Reasoning; Simulation; Verification; Visualization

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; REGRESSION ANALYSIS;

REGISTER TRANSFER LEVEL (RTL);

PROGRAM DEBUGGING;

EID: 0043136708     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775927     Document Type: Conference Paper

References (9)

1. Bertacco, Valeria, Maurizio Damiani, Stefane Quer: "Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits", DAC 1999, p. 392-396.
2. Bryant, Randal E. "Graphical-Based Algorithms for Boolean Function Manipulation", IEEE Tranactions On Computers, 35(8):677-691, 1986.
3. Ganai, Malay; Aziz, Adnan; Kuehlmann Andreas, "Enhancing Simulation with BDDs and ATPG", DAC 1999, p. 385-390.
4. OpenVera Assertions, www.open-vera.com, 2002.
5. Sugar PSL, www.accellera.org, 2002
6. Temporal E assertion constructs, Verisity Inc., 2002.
7. Vardi, Moshe "Branching Time vs. Linear Time: Final Showdown", ETAPS, 2001.
8. Vardi, Moshe "The ForSpec Temporal Language: A New Temporal Property-Specification Language", TACAS, 2002.
9. Weiser, Mark "Program Slicing", IEEE Transcations on Software Engineering, 10:352-357, July 1984.s