A signal correlation guided ATPG solver and its applications for solving difficult industrial cases

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 436-441

  Lu, Feng ^a   Wang, Li C ^a   Cheng, K T ^a   Moondanos, John ^b   Hanna, Ziyad ^b  

^a University of California   (United States)

^b NONE

Author keywords

ATPG; Boolean Equivalence Checking; Boolean Satisfiability

Indexed keywords

ALGORITHMS; BENCHMARKING; HEURISTIC METHODS; LOGIC CIRCUITS;

BOOLEAN EQUIVALENCE CHECKING;

SIGNAL PROCESSING;

EID: 0043136672     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775947     Document Type: Conference Paper

References (14)

1. M.Moskewicz, C.Madigan, Y.Zhao, L.Zhang, and S.Malik, Chaff: Engineering an efficient SAT solver. Proc. DAC 2001.
2. L.Zhang, C.Madigan, M.Moskewicz, and S.Malik. Efficient conflict driven learning in a Boolean satisfiability solver. ICCAD2001.
3. H. Zhang. SATO: An Efficient Prepositional Prover. Proc. of International Conference on Automated Deduction, Vol 1249, LNAI, 1997, pp. 272-275
4. J.P.Marques-Silva and K.A.Sakallah. GRASP: A Search Algorithm for Prepositional Satisfiability. IEEE Trans on Computers, vol.48, pp. 506-521 1999.
5. T. Larrabee. Test Pattern Generation Using Boolean Satisfiability. In IEEE Transactions on Computer-Aided Design, pages 4-15, Jan, 1992.
6. A.Kuehlmann, M.Ganai, and V.Paruthi. Circuit-based Boolean Reasoning. DAC 2001.
7. Slawomir Pilarski and Gracia Hu. SAT with Partial Clauses and Back-Leaps. In Proc. ACM/IEEE Design Automation Conference 2002
8. M.K.Ganai, L.Zhang, P.Ashar, A.Gupta, and S.Malik. Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver. In Proc. DAC 2002
9. Feng Lu, Li-C. Wang, Kwang-Ting Cheng, and Ric Huang. A circuit SAT solver with signal correlation guided learning. In Proc. European Design and Test Conference 2003
10. M.N. Velev. http://www.ece.cmu.edu/mvelev Benchmark Suites, October 2000.
11. Evgueni Goldberg, Yakov Novikov. BerkMin: A fast and robust Sat.Solver. DATE, pages 142-149, March 2002.
12. A. Kuhlmann and F. Krohm. Equivalence Checking using Cuts and Heaps. Proceedings Design Automation Conference, 1997.
13. John Moondanos, Carl Seger, Ziyad Hanna and Daher Kaiss. CLEVER: Divide and Conquer Combinational Logic Equivalence VERification with False Negative Elimination. Proceedings Computer-Aided Verification Conference, 2001.
14. Miron Abramovici, Melvin A. Breuer, and Arthur D. Friedman, Chapters 3,5, and 6: Logic Simulation, Fault Simulation, Test Generation, Digital Systems Testing and Testable Design, W.H.Freeman, 1990.