-
2
-
-
0042192062
-
-
A. Biere. www.inf.ethz.ch/personal/biere/projects/limmat/.
-
-
-
Biere, A.1
-
3
-
-
0022769976
-
Graph-based algorithms for boolean function manipulation
-
August
-
R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.
-
(1986)
IEEE Transactions on Computers
, vol.C-35
, Issue.8
, pp. 677-691
-
-
Bryant, R.E.1
-
5
-
-
0035212854
-
Non-linear quantification scheduling in image computation
-
P. Chauhan, E. Clarke, S. Jha, J. Kukula, T. Shiple, H. Veith, and D. Wang. Non-linear quantification scheduling in image computation. In Proc. Intl. Conf. on Computer-Aided Design, pages 293-298, 2001.
-
(2001)
Proc. Intl. Conf. on Computer-Aided Design
, pp. 293-298
-
-
Chauhan, P.1
Clarke, E.2
Jha, S.3
Kukula, J.4
Shiple, T.5
Veith, H.6
Wang, D.7
-
6
-
-
0031700823
-
Integrating a boolean satisfiability checker and bdds for combinational equivalence checking
-
A. Gupta and P. Ashar. Integrating a Boolean satisfiability checker and bdds for combinational equivalence checking. In Proc. Int'l Conf. on VLSI Design, pages 222-225, 1997.
-
(1997)
Proc. Int'l Conf. on VLSI Design
, pp. 222-225
-
-
Gupta, A.1
Ashar, P.2
-
8
-
-
0034852165
-
Chaff: Engineering an efficient SAT solver
-
M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In Proc. of the Design Automation Conf., pages 530-535, 2001.
-
(2001)
Proc. of the Design Automation Conf.
, pp. 530-535
-
-
Moskewicz, M.W.1
Madigan, C.F.2
Zhao, Y.3
Zhang, L.4
Malik, S.5
-
9
-
-
0028743150
-
Functional learning: A new approach to learning in digital circuits
-
R. Mukherjee, J. Jain, and D. Pradhan. Functional learning: A new approach to learning in digital circuits. In Proc. VLSI Test Symposium, pages 122-127, 1994.
-
(1994)
Proc. VLSI Test Symposium
, pp. 122-127
-
-
Mukherjee, R.1
Jain, J.2
Pradhan, D.3
-
10
-
-
0033714065
-
Equivalence checking combining a structural sat-solver, bdds, and simulation
-
V. Paruthi and A. Kuehlmann. Equivalence checking combining a structural sat-solver, bdds, and simulation. In Proc. Intl. Conf. on Computer Design, pages 459-464, 2000.
-
(2000)
Proc. Intl. Conf. on Computer Design
, pp. 459-464
-
-
Paruthi, V.1
Kuehlmann, A.2
-
11
-
-
0033319379
-
Modeling design constraints and biasing in simulation using bdds
-
Nov.
-
J. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz. Modeling design constraints and biasing in simulation using bdds. In Proc. Intl. Conf. on Computer-Aided Design, pages 584-589, Nov. 1999.
-
(1999)
Proc. Intl. Conf. on Computer-Aided Design
, pp. 584-589
-
-
Yuan, J.1
Shultz, K.2
Pixley, C.3
Miller, H.4
Aziz, A.5
|