A complete model of E2PROM memory cells for circuit simulations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 8, 2003, Pages 1072-1079

  Pavan, Paolo ^a   Larcher, Luca ^a   Cuozzo, Massimiliano ^b   Zuliani, Paola ^b   Conte, Antonino ^c  

^a UNIVERSITY OF MODENA AND REGGIO EMILIA   (Italy)

^b Central R and D   (Italy)

^c MPG   (Italy)

Author keywords

Circuit simulation; Computer aided design (CAD); Integrated circuits; Modeling; Semiconductor memories

Indexed keywords

COMPUTER AIDED LOGIC DESIGN; COMPUTER SIMULATION; DIGITAL ARITHMETIC; EMBEDDED SYSTEMS; GATES (TRANSISTOR); INTEGRATED CIRCUITS; LEAKAGE CURRENTS; VOLTAGE CONTROL;

MEMORY CELLS;

PROM;

EID: 0043094095     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.814952     Document Type: Conference Paper

References (19)

1. C. C. McAndrew, "Practical modeling for circuit simulation," IEEE J. Solid State Circuits, vol. 33, pp. 439-448, Mar. 1998.
2. C. C. McAndrew, J. Bates, R. T. Ida, and P. Drennan, "Efficient statistical BJT modeling, why β is mode than Ic/Ib," in Proc. IEEE Bipolar/BiCMOS Circuits and Technol. Meeting, Sept. 1997, pp. 28-31.
3. S. S. Chung, C.-M. Yih, S. S. Wu, H. H. Chen, and G. Hong, "A Spice-compatible Flash EEPROM model feasible for transient and program/erase cycling endurance simulation," in IEDM Tech. Dig., 1999, pp. 179-182.
4. F. Gigon, "Modeling and simulation of the 16 Megabit EPROM cell for write/read operation with a compact model," in IEDM Tech. Dig., 1990, pp. 205-208.
5. L. Larcher, P. Pavan, S. Pietri, L. Albani, and A. Marmiroli, "A new model of Floating Gate Memory cells without capacitive coupling coefficients," IEEE Trans. Electron Devices, vol. 49, pp. 301-307, Feb. 2002.
6. A. Kolodny, S. T. Nieh, B. Eitan, and J. Shappir, "Analysis and modeling of Floating Gate EEPROM cells," IEEE Trans. Electron Devices, vol. 33, pp. 835-844, June 1986.
7. R. Duane, A. Concannon, P. O'Sullivan, and A. Mathewson, "Advanced numerical modeling of nonvolatile memory cells," in Proc. Eur. Solid-State Device Research Conf., 1998, pp. 304-307.
8. L. Larcher, P. Pavan, L. Albani, T. Ghilardi, D. Cantarelli, and A. Marmiroli, "A study on bias and W/L dependence of capacitive coupling coefficients in Floating Gate Memory cells," IEEE Trans. Electron Devices, vol. 48, pp. 2081-2089, Sept. 2001.
9. ANACAD ELDO, User's Manual, Mentor Graphics.
10. M. Lenziger and E. H. Snow, "Fowler-Nordheim tunneling into thermally grown SiO2," J. Appl. Phys., vol. 40, no. 1, pp. 278-283, 1969.
11. S. S. Gong, M. E. Burnham, N. D. Theodore, and D. K. Schroeder, "Evaluation of QBD for electrons tunneling from the Si/SiO2 interface compared to electron tunneling from the poly-Si/SiO2 interface," IEEE Trans. Electron Devices, vol. 40, pp. 1251-1257, July 1993.
12. L. Larcher, P. Pavan, F. Pellizzer, and G. Ghidini, "A new model of gate capacitance as a simple tool to extract MOS parameters," IEEE Trans. Electron Devices, vol. 48, pp. 935-945, May 2001.
13. R. Bez, D. Cantarelli, and P. Cappelletti, "Experimental transient analysis of the tunnel current in EEPROM cells," IEEE Trans. Electron Devices, vol. 37, pp. 1081-1086, Apr. 1990.
14. M. Lanzoni, J. Suné, P. Olivo, and B. Riccò, "Advanced electrical-level modeling of EEPROM cells," IEEE Trans. Electron Devices, vol. 40, pp. 951-957, May 1993.
15. K. V. Noren and M. Meng, "Macromodel development for a FLOTOX EEPROM," IEEE Trans. Electron Devices, vol. 45, pp. 224-229, Jan. 1998.
16. A. Conte, "High speed and high resolution sensing scheme for embedded EEPROM memories," in Proc. IEEE Nonvolatile Semiconductor Memory Workshop, Monterey, CA, Feb. 13-16, 2000, pp. 35-47.
17. L. Larcher, S. Bertulu, and P. Pavan, "A complete study of SILC effects on EEPROM reliability," in Proc. Int. Reliability Physics Symp. (IRPS 2002), Dallas, TX, Apr. 7-11, 2002, pp. 437-438.
18. A. Scarpa, P. Reis, G. Ghibaudo, A. Paccagnella, G. Pananakakis, J. Brini, G. Ghidini, and C. Papadas, "Stress induced leakage current dependence on oxide thickness, technology and stress level," in Proc. 27th Eur. Solid-State Device Research Conf. (ESSDERC 97), Stuttgart, Germany, Sept. 22-24, 1997, pp. 592-595.
19. J. de Blauwe, J. Van Houdt, D. Wellekens, G. Groseneken, and H. E. Maes, "SILC-related effects in flash-E2PROM's-Part I: A quantitative model for steady-state SILC," IEEE Trans. Electron Devices, vol. 45, pp. 1745-1750, Aug. 1998.