SPA - A secure Amulet core for smartcard applications

Microprocessors and Microsystems

Volumn 27, Issue 9, 2003, Pages 431-446

  Plana, Luis A ^a   Riocreux, Peter A ^b   Bainbridge, W John ^b   Bardsley, Andrew ^b   Temple, Steve ^b   Garside, James D ^b   Yu, Zhongchuan C ^b  

^a Universidad Nacional Experimental Politecnica Antonio Jose de Sucre   (Venezuela)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Amulet processor; Asynchronous processor; Asynchronous synthesis system; Self timed system; Smartcard security

Indexed keywords

PRODUCT DESIGN; PROGRAM PROCESSORS; SECURITY SYSTEMS; SMART CARDS;

SMARTCARD SECURITY;

MICROPROCESSOR CHIPS;

EID: 0042827888     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(03)00093-0     Document Type: Conference Paper

References (22)

1. Woods J.V., Day P., Furber S.B., Garside J.D., Paver N.C., Temple S. AMULET1: an asynchronous ARM microprocessor. IEEE Trans. Comput. 46:(4):1997;385-398.
2. Furber S.B., Garside J.D., Riocreux P., Temple S., Day P., Liu J., Paver N.C. AMULET2e: an asynchronous embedded controller. Proc. IEEE. 87:(2):1999;243-256.
3. S.B. Furber, D.A. Edwards, J.D. Garside, AMULET3: a 100 MIPS asynchronous embedded processor. International Conference on Computer Design (ICCD'00), Austin, September 2000, pp. 329-334.
4. Furber S.B. ARM System-on-Chip Architecture. second ed:2000;Addison Wesley, Harlow. ISBN 0-201-67519-6.
5. Edwards D., Bardsley A. Balsa: an asynchronous hardware synthesis language. Comput. J. 45:(1):2002;12-18.
6. van Berkel K. Handshake circuits - An asynchronous architecture for VLSI programming, Cambridge International Series on Parallel Computers. vol. 5:1993;Cambridge University Press, Cambridge.
7. H. van Gageldonk, D. Baumann, K. van Berkel, D. Gloor, A. Peeters, G. Stegmann, An asynchronous low-power 80C51 microcontroller, International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'98), San Diego, 1998, pp. 96-107.
8. J.D. Garside, W.J. Bainbridge, A. Bardsley, D.M. Clark, D.A. Edwards, S.B. Furber, J. Liu, D.W. Lloyd, S. Mohammadi, J.S. Pepper, O. Petlin, S. Temple, J.V. Woods, AMULET3i - an asynchronous system-on-chip, International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'00), Eilat, 2000, pp. 162-175.
9. Bardsley A., Edwards D.A. Synthesising an asynchronous DMA controller with Balsa. J. Syst. Architect. 46:2000;1309-1319.
10. O. Kömmerling, M.G. Kuhn, Design principles for tamper-resistant smartcard processors, USENIX Workshop on Smartcard Technology, Chicago, May 1999, pp. 9-20.
11. P. Kocher, J. Jaffe, B. Jun, Introduction to differential power analysis and related attacks, Technical Report, Cryptography Research, 1998.
12. Furber S.B., Efthymiou A., Garside J.D., Lloyd D.W., Lewis M.J.G., Temple S. Power management in the Amulet microprocessors. IEEE Des. Test Comput. 18:(2):2001;42-52.
13. Jaggar D., Seal D. ARM Architecture Reference Manual. 2000;Addison Wesley.
14. Sparsø J., Staunstrup J. Delay-insensitive multi-ring structures, Integration. VLSI J. 15:(3):1993;313-340.
15. Kerckhoffs A. La cryptographie militaire. J. Sci. Militaires. 9:1883;5-38.
16. P.B. Endecott, S.B. Furber, Modelling and simulation of asynchronous systems using the LARD hardware description language, Proceedings of the 12th European Simulation Multiconference, Manchester, June 1998, pp. 39-43.
17. International Standards Organisation, ISO/IEC 7816-3: 1997, Identification Cards - Integrated Circuit(s) with Contacts - Part 3: Electronic Signals and Transmission Protocols, 1997.
18. Temple S., Furber S.B. On-chip timing reference for self-timed microprocessor. IEE Electron. Lett. 36:(11):2000;942-943.
19. S. Moore, R. Anderson, P. Cunningham, R. Mullins, G. Taylor, Improving smart card security using self-timed circuits, Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC'02), Manchester, April 2002, pp. 211-218.
20. Bainbridge W.J., Furber S.B. Chain: a delay-insensitive chip area interconnect. IEEE Micro. 22:(5):2002;16-23.
21. Bainbridge J. Asynchronous System-on-Chip Interconnect, Distinguished Dissertations Series. 2002;Springer, London. ISBN 1-85233-598-X.
22. Z.C. Yu, S.B. Furber, L.A. Plana, An investigation into the security of self-timed circuits, Ninth International Symposium on Asynchronous Circuits and Systems (ASYNC'03), Vancouver, May 2003.