Design and analysis of on-chip symmetric parallel-plate coupled-line balun for silicon RF integrated circuits

IEEE MTT-S International Microwave Symposium Digest

Volumn 1, Issue , 2003, Pages

  Yang, H Y D ^a   Castaneda, J A ^a  

^a BROADCOM CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); DIELECTRIC DEVICES; ELECTRIC TRANSFORMERS; SEMICONDUCTING SILICON; SPURIOUS SIGNAL NOISE; TRANSFORMER WINDINGS;

ON-CHIP TRANSFORMER BALUN;

INTEGRATED CIRCUITS;

EID: 0042665330     PISSN: 0149645X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. J.J. Zhou and D.J. Allstot, Monolithic transformers and their application in a differential CMOS RF low-noise amplifer," IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 2020-2027, Dec. 1998.
2. W. Simburger, H. Wohlmuth, P. Weger, and A. Heinz, "A monolithic transformer coupled 5-W silicon power amplifier with 59% PAE at 0.9 GHz," IEEE Journal of Solid-State Circuits, vol. 34, no. 12, pp. 1881-1892, Dec. 1999.
3. D. Meharry, J. Sanctuary, and B. A. Golja, "Broad bandwidth transformer coupled differential amplifiers for high dynamic range," IEEE Journal of Solid-State Circuits, vol. 34, no. 9, pp. 1233-1238, Sep. 1999.
4. John R. Long, "Monolithic transformers for silicon RFIC design," IEEE Journal of Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
5. T. Liang, J. Gillis, D. Wang, and P. Cooper, "Design and modeling of compact on-chip transformer/balun using multi-level metal windings for RFIC," 2001 IEEE RFIC Symposium, pp. 117-121.
6. H.Y. D. Yang, L. Zhang, and J.A. Castaneda, "Design and analysis of a multi-layer transformer balun for silicon RF integrated circuits," 2002 IEEE RFIC Symp. Digest, pp. 491-194.
7. H.Y. D. Yang, J.A. Castaneda, and R. Rofougaran, "On-chip symmetric coupled line transformer" US patent pending, January 2002.