Characterizing the effects of clock jitter due to substrate noise in discrete-time Δ/Σ modulators

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 532-537

  Heydari, Payam ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

modulators; Jitter; Mixed signal Integrated Circuits; Phase Noise; Phase Locked Loop; Substrate Noise

Indexed keywords

ALGORITHMS; JITTER; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE;

PHASE NOISE;

INTEGRATED CIRCUITS;

EID: 0042635689     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. Negata, M., et al., IEEE JSSC, March 2001.
2. Stanisic et al., IEEE JSSC, March 1994.
3. Norsworthy, S. R., et al., Delta-Sigma Data Converters: Theory, Design, and Simulation, IEEE press, 1997.
4. Rabii, S., et al., IEEE JSSC, June 1997.
5. Fujimuri, I., et al., IEEE JSSC, DEC. 2000.
6. Grilo, J., et al., IEEE JSSC, March 2002.
7. Riley, T.A.D., et al., IEEE JSSC, May 1993.
8. Perrott, M.H., et al., IEEE JSSC, Dec. 1997.
9. Rhee W., et al., IEEE ISSCC, Feb, 2000.
10. Willingham, S., et al., IEEE ISSCC, Feb. 2000.
11. Vleugels, K., et al., IEEE JSSC, Dec. 2001.
12. Perrott, M. H., et al., IEEE JSSC, Aug. 2002.
13. Cherry, J. A., et al., IEEE TCAS-II, June 1999.
14. Blalack, T., et al., IEEE ISSCC, Feb. 1995.
15. Demir, A., et al., IEEE ICCAD, Nov. 1999.
16. Boser, B., et al., IEEE JSSC, Dec. 1988.
17. Nedved, J., et al., IEEE JSSC, July 1995.
18. Matsuya, Y., et al., IEEE JSSC, Dec. 1987.
19. Verghese, N.K., et al., IEEE JSSC, March 1996.
20. Massoud, Y., et al., IEEE TVLSI, June 2002.
21. Su, D., et al., IEEE JSSC, April 1993.
22. Papoulis, A., Probability, Random Variables, and Stochastic Processes, McGraw-Hill, 1991.
23. Heydari, P., et al., IEEE CICC, May 2000.
24. Mehrotra, A., IEEE ICCAD, Nov. 2000.
25. Hajimiri, A., et al., The Design of Low Noise Oscillators, Kluwer, 1999.
26. Demir, A., et al., IEEE/ACM DAC, June 1998.
27. Terrovitis, M. T., et al., IEEE JSSC, June 1999.
28. Johns, D. and Martin, K., Analog Integrated Circuit Design, John Wiley & Sons, 1997.
29. Maneatis, J. G., IEEE JSSC, Nov. 1996.