Synchronization and communication in the T3E multiprocessor

Operating Systems Review (ACM)

Volumn 30, Issue 5, 1996, Pages 26-36

  Scott, Steven L ^a  

^a CRAY INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0042462716     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/248208.237144     Document Type: Article

References (47)

1. Agarwal, A., "Limits on Network Performance," IEEE Trans, on Parallel and Distributed Systems, pp. 398-412, October, 1991.
2. Agarwal, A., R. Bianchini, D. Chaiken, K. L. Johnson, D. Kranz, J. Kubiatowicz, B.-H. Lim, K. Mackenzie and D. Yeung, "The MIT Alewife Machine: Architecture and Performance," Proc. 22nd International Symposium on Computer Architecture, pp 2-13.
3. Arpaci, R. H., D. E. Culler, A. Krishnamurthy, S. G. Steinberg and K. Yelick, "Empirical Evaluation of the CRAY-T3D: A Compiler Perspective.", Proc. 22nd International Symposium on Computer Architecture, pp 320-331, June 1995.
4. Black, D. L., R. F. Rashid, D. B. Golub, C. R. Hill and R. V. Baron, "Translation Lookaside Buffer Consistency: A Software Approach," Proc. ASPLOS-III, pp. 113-122, April 1989.
5. Bradley, D. K., "First and Second Generation Hypercube Performance," Technical Report UIUCDCS-R-88-1455, University of Illinois at Urbana-Champaign, September 1988.
6. Chapman, B., P. Mehrotra and H. Zima, "Vienna Fortran - A Fortran Language Extension for Distributed Memory Multiprocessors," ICASE, NASA Langley Research Center, 1991.
7. Chorus Systems, CHORUS Kernel v3 r4.2 Specification and Interface, CS/TR-91-69.1, 1993.
8. Cray Research, Inc., CRAY T3D System Architecture Overview, 1993.
9. Cray Research, Inc., Application Programmer's Library Reference Manual, SR-2165, 1994.
10. Digital Equipment Corporation, Alpha AXP Architecture Handbook, 1994.
11. Digital Equipment Corporation, DECchip 21064-AA Microprocessor Hardware Reference Manual, 1992.
12. Digital Equipment Corporation, Alpha 21164 Microprocessor Hardware Reference Manual, 1995.
13. Fox, G., S. Hiranandani, K. Kennedy, C. Koelbel, U. Kremer, C.-W. Tseng and M.-Y. Wu, Fortran D Language Specification, Rice University, 1991.
14. Geist, A., A. Beguelin, J. Dongarra, R. Manchek, W. Jiang and V. Sunderam, PVM: A Users' Guide and Tutorial for Networked Parallel Computing, MIT Press, 1994.
15. Gottlieb, A., R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph and M. Snir, "The NYU Ultracomputer - Designing an MIMD Shared Memory Parallel Computer," IEEE Trans, on Computers, C-32, pp. 175-189, February 1983.
16. Henry, D. S. and C. F. Joerg, "A Tightly-Coupled Processor-Network Interface," Proc. Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 111-122, October 1992.
17. Herlihy, M., "Wait-Free Synchronization." ACM Trans, on Programming Languages and Systems, pp. 124-149, January 1991.
18. Herlihy, M., "A Methodology for Implementing Highly Concurrent Data Objects." ACM Trans, on Programming Languages and Systems, pp. 745-770, November 1993.
19. High Performance Fortran Forum, High Performance Fortran Language Specification Version 1.1, Rice University, November 10, 1994.
20. Homewood, M. and M. McLaren, "Meiko CS-2 interconnect Elan-Elite design," Proc. Hot Interconnects, August 1993.
21. Intel Corporation, Paragon XP/S Product Overview, 1991.
22. Karamcheti, V. and A. A. Chien, "A Comparison of Architectural Support for Messaging in the TMC CM-5 and the Cray T3D", Proc. 22nd International Symposium on Computer Architecture, pp 298-307, 1995.
23. Kendall Square Research, KSR-1 Technical Summary, 1992.
24. Koeninger, R. K., M. Furtney and M. Walker, "A Shared-Memory MPP from Cray Research," Digital Technical Journal, 6(2):8-21, 1994.
25. Kuskin, J., D. Ofelt, M. Heinrich, J. Heinlein, R. Slmoni, K Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum and J. Hennessy, "The Stanford FLASH Multiprocessor,", Proc. 21st International Symposium on Computer Architecture, pp 302-313, April 1994.
26. Lenoski, D., J. Laudon, K. Gharachorloo, A. Gupta and J. Hennessy, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor," Proc. 17th International Symposium on Computer Architecture, pp 148-159, 1990.
27. May, C., E. Silha, R. Simpson, H. Warren, editors, The PowerPC Architecture: A specification for a new family of RISC processors, Morgan Kaufmann Publishers, Inc., San Francisco, 1994.
28. McCalpin, J. D., "Memory Bandwidth and Machine Balance in Current High Performance Computers," IEEE Technical Committee on Computer Architecture News, December, 1995.
29. McCalpin, J. D., "STREAM 'standard' results," http:// perelandra.cms.udel.edu/hpc/stream/, July, 1996.
30. Mellor-Crummey, J. M. and M. L. Scott, "Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors," ACM Trans, on Computer Systems, 9(1), pp. 21-65, February 1991.
31. Message Passing Interface Forum, "MPI: A Message-Passing Interface Standard," International Journal of Supercomputing Applications and High Performance Computing, 3/4, 1994.
32. Michael, M. M. and M. L. Scott, "Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms," Proc. 15th ACM Symposium on Principles of Distributed Computing, May 1996.
33. Nikhil, R. S., G. M. Papadopoulos and Arvind, "*T: A Multithreaded Massively Parallel Architecture," Proc. 19th International Symposium on Computer Architecture, pp 156-167, May 1992.
34. Noakes, M. D., D. A. Wallach and W. J. Dally, "The J-Machine Multicomputer: An Architectural Evaluation", Proc. 20th International Symposium on Computer Architecture, pp 224-235, May 1993.
35. Numrich, R. W., P. L. Springer and J. C. Peterson, "Measurement of Communication Rates on the Cray T3D Interprocessor Network," High Performance Computing and Networking, International Conference and Exhibition, Munich, Germany, April 18-20, 1994, Proc. Volume 1: Networking and Tools, W. Gentzsch and U. Harms, eds. Springer-Verlag, 1994, pp. 150-157.
36. Numrich, R. W., P. L. Springer and J. C. Peterson, "Measurement of Communication Rates on the Cray T3D Interprocessor Network," High Performance Computing and Networking, International Conference and Exhibition, Munich, Germany, April 18-20, 1994, Proc. Volume 1: Networking and Tools, W. Gentzsch and U. Harms, eds. Springer-Verlag, 1994, pp. 150-157.
37. Palacharla, S. and R. E. Kessler, "Evaluating Stream Buffers as a Secondary Cache Replacement," Proc. 21st International Symposium on Computer Architecture, pp 24-33, April 1994.
38. Palmer, J. F., "The NCUBE family of high-performance parallel computer systems," Proc. Third Conference on Hypercube Concurrent Computers and Applications, pp. 847-851, January 1988.
39. Pase, D., T. MacDonald and A. Meltzer, "The CRAFT Fortran Programming Model," Scientific Programming, Vol. 3, pp. 227-253, 1994.
40. Pfister, G. F. W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfielder, K. P. McAuliffe, E. S. Melton, V. A. Norton and J. Weiss, "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," Proc. International Conference on Parallel Processing, pp. 764-771, Aug. 1985.
41. Pfister, G. and V. A. Norton, "Hot Spot Contention and Combining in Multistage Interconnection Networks,", IEEE Trans, on Computers, C-34, pp.943-948, October 1985.
42. Price, C., MIPS IV Instruction Set, MIPS Technologies, Inc., Rev. 3.2, September, 1995.
43. Reinhardt, S. K., J. R. Larus and D. Wood, "Tempest and Typhoon: User Level Shared Memory," Proc. 21st International Symposium on Computer Architecture, pp 325-336, April 1994.
44. Saini, S. and D. H. Bailey, "NAS Parallel Benchmarks Results 3-95", Report NAS-95-011, April 1995.
45. Scott, S., "The GigaRing Channel," IEEE Micro, pp 27-34, February 1996.
46. Scott, S. and G. Thorson, "The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus," HOT Interconnects IV, Stanford University, August 1996.
47. Thinking Machines Corporation, CMS Technical Summary, November 1992.