Selective Branch Inversion: Confidence Estimation for Branch Predictors

International Journal of Parallel Programming

Volumn 29, Issue 1, 2001, Pages 81-110

  Klauser, Artur ^a   Manne, Srilatha ^a   Grunwald, Dirk ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b UCB 450   (United States)

Author keywords

Branch prediction; Computer architecture; Confidence estimation; Superscalar processor

Indexed keywords

EID: 0042281582     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1026436021514     Document Type: Article

References (17)

1. James E. Smith. A study of branch prediction strategies, Eigth Int'l. Symp. on Computer Architecture, pp. 135-148 (May 1981).
2. Erik Jacobsen, Eric Rotenberg, and J. E. Smith, Assigning confidence to conditional branch predictions, 29th Ann. Int'l. Symp. on Microarchitecture, Paris, France, pp. 142-152 (December 1996).
3. Dirk Grunwald, Artur Klauser, Srilatha Manne, and Andrew Pleszkun, Confidence estimation for speculation control, 25th Int'l. Symp. on Computer Architecture, Barcelona, Spain (June 1998).
4. Srilatha Manne, Artur Klauser, and Dirk Grunwald, Pipeline gating: Speculation control for energy reduction, 25th Int'l. Symp. on Computer Architecture, Barcelona, Spain (June 1998).
5. Artur Klauser, Abhijit Paithankar, and Dirk Grunwald, Selective eager execution on the PolyPath architecture, 25th Int'l. Symp. on Computer Architecture, Barcelona, Spain (June 1998).
6. Srilatha Manne, Artur Klauser, and Dirk Grunwald, Branch prediction using selective branch inversion, Conf. on Parallel Architectures and Compilation Techniques, Newport Beach, CA, pp. 48-56 (October 1999).
7. Scott McFarling, Combining branch predictors, WRL TN-36, Digital Western Research Lab (June 1993).
8. Chih-Chieh Lee, I. Cheng, K. Chen, and Trevor N. Mudge, The Bi-mode branch predictor, 30th Ann. Int'l. Symp. on Microarchitecture, Research Triangle Park, NC (December 1997).
9. R. E. Kessler, E. J. McLellan, and D. A. Webb, The Alpha 21264 microprocessor architecture, Int'l. Conf. on Computer Design (October 1998).
10. Pierre Michaud, André Seznec, and Richard Uhlig, Trading conflict and capacity aliasing in conditional branch predictors, 24th Int'l. Symp. on Computer Architecture, Denver, CO (June 1997).
11. Stuart Sechrest, Chih-Chieh Lee, and Trevor Mudge, Correlation and aliasing in dynamic branch predictors, 23rd Int'l. Symp. on Computer Architecture, pp. 22-32 (June 1996).
12. Eric Hao, Po-Yung Chang, and Yale N. Patt, The effect of speculatively updating branch history on branch prediction accuracy, Revisited, 27th Ann. Int'l. Symp. on Microarchitecture, San Jose, CA (December 1994).
13. Doug Burger, Todd M. Austin, and Steve Bennett, Evaluating Future Microprocessors: The SimpleScalar Tool Set, Technical Report TR # 1308, University of Wisconsin (July 1996).
14. Toni Juan, Sanji Sanjeevan, and Juan J. Navarro, Dynamic history-length fitting: A third level of adaptivity for branch prediction, 25th Int'l. Symp. on Computer Architecture, Barcelona, Spain (June 1998).
15. Cliff Young, Nicholas Gloy, and Michael D. Smith, A comparative analysis of schemes for correlated branch prediction, 22nd Int'l. Symp. on Computer Architecture, Santa Margherita, Italy, pp. 276-286 (June 1995).
16. Eric Sprangle, Robert S. Chappell, Mitch Alsup, and Yale N. Patt, The agree predictor: A mechanism for reducing negative branch history interference, 24th Int'l. Symp. on Computer Architecture, Denver, CO (June 1997).
17. Tse-Yu Yeh and Yale N. Patt, Alternative implementations of two-level adaptive branch predictions, 19th Int'l. Symp. on Computer Architecture, pp. 124-134 (June 1992).