Designing fault tolerant systems into SRAM-based FPGAs

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 650-655

  Lima, Fernanda ^a,b   Cairo, Luigi ^a   Reis, Ricardo ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b UNIVERSIDADE ESTADUAL DO RIO GRANDE DO SUL   (Brazil)

Author keywords

Fault tolerance; FPGA

Indexed keywords

COMPUTER ARCHITECTURE; FAULT TOLERANT COMPUTER SYSTEMS; PERFORMANCE; RELIABILITY; STATIC RANDOM ACCESS STORAGE;

POWER DISSIPATION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0042134690     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775995.775997     Document Type: Conference Paper

References (18)

1. Anghel, A., Alexandrescu, D., Nicolaidis, M., "Evaluation of a Soft Error Tolerance Technique based on Time and/or Hardware Redundancy," Proc. of IEEE Integrated Circuits and Systems Design (SBCCI), Sept. 2000, pp. 237-242.
2. Anghel, L., Nicolaidis, M., "Cost Reduction and Evaluation of a Temporary Faults Detecting Technique," Proc. 2000 Design Automation and Test in Europe Conference (DATE 00), ACM Press, New York, 2000, pp. 591-598.
3. Barth, J., "Radiation Environment", IEEE NSREC Short Course, July, 1997.
4. Caffrey, M., Graham, P., Johnson, E., Wirthlin, M., "Single Event Upsets in SRAM FPGAs", Proc. of Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Sept. 2002.
5. Carmichael, C., Fuller, E., Fabula, J., Lima, F., "Proton Testing of SEU Mitigation Methods for the Virtex FPGA", Proc. of Military and Aerospace Applications of Programmable Logic Devices MAPLD, 2001.
6. Carmichael, C.,"Triple Module Redundancy Design Techniques for Virtex Series FPGA", Xilinx Application Notes 197, v1.0, Mar. 2001.
7. Dupont, D., Nicolaidis, M., Rohr, P., "Embedded Robustness IPs for Transient-Error-Free ICs", IEEE Design and Test of Computers, May-June, 2002, pp. 56-70.
8. Johnson, B.W., Aylor, J. H., Hana, H., "Efficient Use of Time and Hardware Redundancy for Concurrent Error Detection in a 32-bit VLSI Adder," IEEE Journal of Solid-State-Circuits, pp. 208-215, Feb. 1988.
9. Johnston., A., "Scaling and Technology Issues for Soft Error Rates", 4th Annual Research Conference on Reliability, Stanford University, Oct. 2000.
10. Lima, F., Carmichael, C., Fabula, J., Padovani, R., Reis, R., "A Fault Injection Analysis of Virtex® FPGA TMR Design Methodology", Proc. of Radiation and its Effects on Components and Systems (RADECS), Sept. 2001.
11. Normand, E., "Single Event Upset at Ground Level", IEEE Transactions on Nuclear Science, VOL. 43, NO. 6, Dec. 1996.
12. Patel, J., Fung, L., "Multiplier and Divider Arrays with Concurrent Error Detection", Proceedings of FTCS-25, Vol. 3, 1996.
13. Peterson, W. W., Error-correcting codes. Ed. 2.ed. Cambridge: The mit Press, 1980. 560 p. ISBN 0262160390.
14. Rocket, L. R., "A design based on proven concepts of an SEU-immune CMOS configuration data cell for reprogrammable FPGAs", Microelectronics Journal, VOL. 32, 2001, pp. 99-111.
15. Shu-Yi, Y., McCluskey, E., "Permanent Fault Repair for FPGAs with Limited Redundant Area", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2001.
16. Velazco, R., Bessot, D., Duzellir, S., Ecoffet, R., Koga, R., "Two Memory Cells Suitable for the Design of SEU-Tolerant VLSI Circuits", IEEE Transactions on Nuclear Science, VOL. 41, NO. 6, Dec. 1994.
17. Xilinx Inc. Virtex™ 2.5 V Field Programmable Gate Arrays, Xilinx Datasheet DS003, v2.4, Oct. 2000.
18. XILINX, Inc. Chipscope Software and ILA Cores User Manual, Xilinx User Manual, 0401884 (v2.0) Dec., 2000