Boolean networks decomposition using genetic algorithms

Microelectronics Journal

Volumn 28, Issue 5, 1997, Pages 551-560

  Lanchares, Juan ^a   Hidalgo, José Ignacio ^a   Sánchez, Juan Manuel ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b UNIVERSITY OF EXTREMADURA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0042131606     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/s0026-2692(96)00090-0     Document Type: Article

References (23)

1. M.D. Edwards, Automatic Logic Synthesis Techniques for Digital Systems, McMillan, New York, 1992.
2. N.A. Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic, Amsterdam, 1993.
3. R.K. Brayton, R. Ruddell, A. Sangiovanni-Vicentelli and A.R. Wang, MIS: a multiple-level logic optimization system, IEEE Trans. Computer-Aided Design, CAD-6 (6) (1987) 1062-1081.
4. R.K. Brayton, Algorithms for multi-level logic synthesis and optimization, in G. de Micheli, A. Sangiovanni-Vicentelli and P. Antogelli (eds), Design Systems for VLSI Circuits. Logic Synthesis and Silicon Compilation, Martin Nijhoff, Dordrecht, 1987.
5. R.K. Brayton, G.D. Hatchel and A.L. Sangiovanni-Vicentelli, Multilevel logic synthesis, Proc. IEEE, 78(2) (1990) 264-300.
6. J. Lanchares and J.M. Sánchez, Area optimization for multilevel logic using the simulated annealing algorithm, IASTED. ICMIC-94, Switzerland, 1994, pp. 204-207.
7. J. Lanchares and J.M. Sánchez, Un método para la optimización de area de circuitos logicos multinivel, IX Congreso Nacional de Circuitos Integrados, Gran Canaria, 1994, pp. 95-98.
8. A. Laarhoven, Simulated Annealing: Theory and Applications, Reidel, New York, 1987.
9. Flattening and structuring: a look at optimization strategies, Application notes, Version 3.0. Synopsys, Mountain View, 1993.
10. E. Mayer, Genetic algorithms for Vertex splitting in DAGs. CSC-93-02, Department of Computer Science, University of Missouri-Rolla, 1993.
11. D. Goldberg, Genetic Algorithms fin Search Optimization and Machine Learning. Addison-Wesley, New York, 1989.
12. M. Srinivas and L. Patnaik, Genetic algorithms: a survey, Computer, 27(6) (1994) 17-26.
13. L. Davis, Handbook of Genetic Algorithms, Van Nostrand Reinhold, New York, 1991.
14. F.J. Martin, F. García and F. Sandoval, Algoritmos genéticos: una estrategia para la busqueda y la optimización, Informática y Automática, 25(3, 4) (1992) 5-15.
15. K. De Jong, Genetic algorithm based learning, in Y. Kodratoff and R. Michalsky (eds), Machine Learning. An Artificial Intelligence Approach, Morgan-Kauffman, San Mateo, CA, 1990, pp. 611-639.
16. J. Lanchares, Desarrollo de metodologías para la sintesis y optimización de circuitos lógicos multinivel, Tesis Doctoral, Universidad Complutense de Madrid, 1995.
17. J. Lanchares and J.M. Sánchez, Minimización de área de circuitos logicos multinivel utilizando algoritmos geneticos, IX Congreso Nacional de Circuitos Integrados, Gran Canaria, 1994, pp. 95-98.
18. Z. Michaelewicz, Genetic Algorithms + Data Structures = Evolution Programs, 3rd edn, Springer, Berlin, 1996.
19. K. McElvin, IWLS'93 Benchmark set, Version 4.0, Mentor Graphics, Berkeley, 1993.
20. R. Lisanke, Logic synthesis and optimization benchmark, User guide, Version 2.0, Technical Report, Microelectronics Center of North Carolina, 1989.
21. A. Sangiovanni-Vicentelli, A. El Gamal and J. Rose, Synthesis methods for FPGAs. Proc. IEEE, 81(7) (July 1993) 1057-1083.
22. J. Rose, A. El Gamal and A. Sangiovanni-Vicentelli, Architecture on FPGAs, Proc. IEEE, 81(7) (July 1993) 1013-1029.
23. S. Trimberger, A reprogrammable gate array and applications, Proc. IEEE, 81(7) (July 1993) 1030-1041.