Verification strategy for integration 3G baseband SoC

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 7-10

  Mathys, Yves ^a   Châtelain, André ^a  

^a Motorola Switzerland   (Switzerland)

Author keywords

3G baseband; Architecture; SoC; Verification

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; DIGITAL STORAGE; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; WIRELESS TELECOMMUNICATION SYSTEMS;

BASEBAND DEVICES;

SYSTEMS ANALYSIS;

EID: 0042090482     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775833.775835     Document Type: Conference Paper

References (13)

1. A design environment for heterogeneous hardware/software systems, K.V. Rompaey D. Verkest I. Bolsens and H.D. Man CoWare, In Proc. European Design Automation Conf., Sept. 1996
2. SPW, Home page, http://www.cadence.com/products/spwlibraries.html
3. Synopsis CoCentric System Studio, Home page, http://www.synopsis.com/products/cocentric_studio/cocentri c_studio.html
4. Mentor Graphics Seamless CVE, Home page, http://www.mentorg.com/seamless/.
5. Architecture Analyzer, ArchAn, User manual version 3.0, Motorola internal tool, Feb 2002
6. High-level Architectural Co-Simulation Using Esterel and C, A. Chatelain, G. Placido, A. LaRosa, Y. Mathys, L. Lavagno, CODES01, Copenhagen, 2001
7. Level 1 Modeling of UMTS Services Using High-level Architectural Co-Simulation using Esterel and C, Dr. P. Renard, G. Placido, A. Chatelain, Y. Mathys, SMS (Motorola internal conference), Chicago, 2002
8. Panama, User manual version 1.6, Motorola internal tool, Feb 2003
9. Panama: System-Level Performance & Power Architecture Analysis Tool, M. Silbermintz, A. Sahar, S. ShemTov, L. Sverdlov, I. Algor, H. Miller, E. Weisberger, S3S (Motorola internal conference), Chicago, 2003
10. The use of a virtual instruction set for software synthesis of hw/sw embedded systems, D. Sciuto M. Vincenzi A. Balboni W. Fomaciari. International Symposium on System Synthesis.
11. Efficient Software performance estimation methods for Hardware/Software codesign, K. Suzuki and A. Sangiovanni-Vincentelli. In Proc. Design Automation Conf., pages 605-610, Jun. 1996
12. Synopsis Vera, Home page, http://www.synopsis.com/products/vera/vera.html
13. Verisity Specman Elite, Home page, http://www.verisity.com/products/specman.html