A 17 GHz dual-modulus prescaler in 120 nm CMOS

IEEE Radio Frequency Integrated Circuits Symposium, RFIC, Digest of Technical Papers

Volumn , Issue , 2003, Pages 479-482

  Wohlmuth, Hans Dieter ^a   Kehrer, Daniel ^a,b   Thüringer, Ronald ^a,b   Simbürger, Werner ^a  

^a INFINEON TECHNOLOGIES AG   (Germany)

^b VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

FEEDBACK CONTROL; LOGIC GATES; PHASE LOCKED LOOPS;

DUAL MODULUS PRESCALER (DMP);

CMOS INTEGRATED CIRCUITS;

EID: 0042090060     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. S. Wada, T. Maeda, M. Tokushima, J. Yamazaki and M. Ishikawa snd M. Fujji, "A 27 GHz / 151mW GaAs 256/258 Dual Modulus Prescaler IC with 0.1 μm Double-Deck-Shaped (DDS) Gate E/D-HJFETs", in GAS IC Symposium Digest, pp. 125-128, 1998.
2. H. Knapp, M. Wurzer, T. F. Meister, J. Böck and K. Aufinger, "36 GHz Dual-Modulus Prescaler in SiGe Bipolar Technology", in Proc. of IEEE Radio Frequency Integrated Circuits Symposium, pp. 239-242, Seattle, June 2002, IEEE.
3. A.B Ajikuttira and Wei Liat Chan and Yong Lian, "A 5.5-GHz prescaler in 0.18-μm CMOS technology", in Proceedings of IEEE Asia-Pacific Conference, pp. 69-72. IEEE, 2002.
4. C.-M. Hung, B.A. Floyd, N. Park and O. Kenneth, "Fully integrated 5.35 GHz CMOS VCOs and prescalers", IEEE Transactions on Microwave Theory and Techniques, vol. 49, n. 1, pp. 17-22, Jan. 2001.
5. B. De Muer and M. Steyaert, "A 12GHz /128 frequency divider in 0.25μm CMOS", in European Solid-State Circuits Conference ESSCIRC 2000, pp. 220-223. IEEE, Sep 2000.
6. Dong-Jun Yang and O. Kenneth, "A monolithic CMOS 10.4 GHz phase locked loop", in Symposium on VLSI Circuits Digest of Technical Papers, pp. 36-37, 2002.
7. H.-D. Wohlmuth and D. Kehrer, "A High Sensitivity Static 2:1 Frequency Divider up to 27 GHz in 120 nm CMOS", in European Solid-State Circuit Conference, pp. 823-826, Firenze, Italy, September 2002, IEEE.
8. T. Schiml et al, "A 0.13 μm CMOS Platform with Cu/Low-k Interconnects for System On Chip Applications", in VLSI Digest of Technical Papers, pp. 101-102. IEEE, 2001.