Automatic validation of pipeline specifications

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2001-January, Issue , 2001, Pages 9-13

  Mishra, P ^a   Dutt, N ^a   Nicolau, A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; COMPUTER SOFTWARE; DESIGN; PIPELINES; PROGRAM COMPILERS; SPECIFICATIONS;

ARCHITECTURAL DESCRIPTION LANGUAGES; AUTOMATIC VALIDATION; DESIGN SPACE EXPLORATION; PIPELINE SPECIFICATIONS; PROCESSOR ARCHITECTURES; PROCESSOR CORES; PROCESSOR PIPELINES; SOFTWARE TOOLKITS;

PIPELINE PROCESSING SYSTEMS;

EID: 0041779812     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2001.972800     Document Type: Conference Paper

References (12)

1. A. Halambi et al. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. In DATE, 1999.
2. G. Hadjiyiannis et al. ISDL: An instruction set description language for retargetability. In Proc. DAC, 1997.
3. M. Freericks. The nML machine description formalism. Technical Report SM-IMP/DIST/08, TU Berlin., 1993.
4. ARC Cores. http://www.arccores.com.
5. J. Hennessy and D. Patterson. Computer Architecture: A quantitative approach. Morgan Kaufmann Publishers Inc, San Mateo, CA, 1990.
6. Tensilica Incorporated. http://www.tensilica.com.
7. H. Tomiyama et al. Modeling and verification of processor pipelines in soc design exploration. HLDVT, 1999.
8. V. Zivojnovic et al. LISA - machine description language and generic machine model for HW/SW codesign. In VLSI Signal Processing, 1996.
9. http://www.trimaran.org. MDES User Manual, 1997.
10. H. Tomiyama et al. Verification of in-order execution in pipelined processors. HLDVT, 2000.
11. http://www.motorola.com/SPS/PowerPC. MPC7400 PowerPC Microprocessor.
12. C. Siska. A processor description language supporting retargetable multi-pipeline dsp program development tools. In Proc. ISSS, Dec. 1998.