-
1
-
-
0026116572
-
RSFQ logic/memory family: A new Josephson junction technology for sub-teraherz clock frequency digital systems
-
K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson junction technology for sub-teraherz clock frequency digital systems," IEEE Trans. on Appl. Spercond., vol. 1, no. 1, p. 3, 1991.
-
(1991)
IEEE Trans. on Appl. Spercond.
, vol.1
, Issue.1
, pp. 3
-
-
Likharev, K.1
Semenov, V.K.2
-
2
-
-
0027555119
-
Josephson sigma-delta modulator for high dynamic range A/D conversion
-
J. X. Przybysz, D. L. Miller, E. H. Naviasky, and J. H. Rang, "Josephson sigma-delta modulator for high dynamic range A/D conversion," IEEE Trans. on Appl. Spercond., vol. 3, no. 3, p. 2732, 1993.
-
(1993)
IEEE Trans. on Appl. Spercond.
, vol.3
, Issue.3
, pp. 2732
-
-
Przybysz, J.X.1
Miller, D.L.2
Naviasky, E.H.3
Rang, J.H.4
-
3
-
-
17844402974
-
A superconductor high-resolution ADC
-
O. A. Mukhanov, V. K. Semenov, W. Li, T. V. Filippov, D. Gupta, A. M. Kadin, D. K. Brock, A. F. Kirichenko, Y. A. Polyalov, and I. V. Vernik, "A superconductor high-resolution ADC," IEEE Trans. on Appl. Supercond., vol. 11, no. 1, p. 601, 2001.
-
(2001)
IEEE Trans. on Appl. Supercond.
, vol.11
, Issue.1
, pp. 601
-
-
Mukhanov, O.A.1
Semenov, V.K.2
Li, W.3
Filippov, T.V.4
Gupta, D.5
Kadin, A.M.6
Brock, D.K.7
Kirichenko, A.F.8
Polyalov, Y.A.9
Vernik, I.V.10
-
4
-
-
0035268645
-
FLUX chip: Design of a 20-GHz 16-bit ultrapipelined processor prototype based on a 1.75-μm LTS technology
-
M. Dorojevets, P. Bunyk, and D. Zinoviev, "FLUX chip: Design of a 20-GHz 16-bit ultrapipelined processor prototype based on a 1.75-μm LTS technology," IEEE Trans. on Appl. Spercond., vol. 11, no. 1, p.326, 2001.
-
(2001)
IEEE Trans. on Appl. Spercond.
, vol.11
, Issue.1
, pp. 326
-
-
Dorojevets, M.1
Bunyk, P.2
Zinoviev, D.3
-
5
-
-
0034228447
-
System demonstration of a multigigabit network switch
-
N. B. Dubash, V. V. Borzenets, Y. M. Zhang, V. Kaplunenko, I. W. Spargo, A. D. Smith, and T. Van Duzer, "System demonstration of a multigigabit network switch," IEEE Trans. on Microwave Theory and Techniques., vol. 48, no. 7, p. 1209, 2000.
-
(2000)
IEEE Trans. on Microwave Theory and Techniques.
, vol.48
, Issue.7
, pp. 1209
-
-
Dubash, N.B.1
Borzenets, V.V.2
Zhang, Y.M.3
Kaplunenko, V.4
Spargo, I.W.5
Smith, A.D.6
Van Duzer, T.7
-
6
-
-
0035268559
-
SFQ standard cell-based circuit design of an internal link speeded-up Batcher-Banyan packet switch
-
Y. Kameda, S. Yorozu, and S. Tahara, "SFQ standard cell-based circuit design of an internal link speeded-up Batcher-Banyan packet switch," IEEE Trans. on Appl. Spercond., vol. 11, no. 1, p. 322, 2001.
-
(2001)
IEEE Trans. on Appl. Spercond.
, vol.11
, Issue.1
, pp. 322
-
-
Kameda, Y.1
Yorozu, S.2
Tahara, S.3
-
7
-
-
0035658688
-
High throughput tandem-Banyan network switch based on SFQ technology
-
H. Terai, Y Kameda, S. Yorozu, and Z. Wang, "High throughput tandem-Banyan network switch based on SFQ technology," Supercond. Sci. Technol., vol. 14, p. 1060, 2001.
-
(2001)
Supercond. Sci. Technol.
, vol.14
, pp. 1060
-
-
Terai, H.1
Kameda, Y.2
Yorozu, S.3
Wang, Z.4
-
8
-
-
0036787265
-
A single flux quantum standard logic cell library
-
to be published
-
S. Yorozu, Y Kameda, S. Tahara, H. Terai, A. Fujimaki, and T. Yamada, "A single flux quantum standard logic cell library," Physica C, 2002, to be published.
-
(2002)
Physica C
-
-
Yorozu, S.1
Kameda, Y.2
Tahara, S.3
Terai, H.4
Fujimaki, A.5
Yamada, T.6
-
9
-
-
0035451281
-
A new optimization procedure for single flux quantum circuits
-
N. Mori, A. Akahori, T. Sato, N. Takeuchi, A. Fujimaki, and H. Hayakawa, "A new optimization procedure for single flux quantum circuits," Physica C, vol. 357-360, p. 1557, 2001.
-
(2001)
Physica C
, vol.357-360
, pp. 1557
-
-
Mori, N.1
Akahori, A.2
Sato, T.3
Takeuchi, N.4
Fujimaki, A.5
Hayakawa, H.6
|